DM74AS832BWM datasheet, PDF - EEWORLD Datasheet

DM74AS832BWM: DescriptionIC AS SERIES, HEX 2-INPUT OR GATE, PDSO20, 0.300 INCH, PLASTIC, SOIC-20, Gate; Categorylogic logic; File Size129KB，2 Pages; ManufacturerNational Semiconductor（TI ）; Websitehttp://www.ti.com

Stay tuned Parametric

DM74AS832BWM Overview

IC AS SERIES, HEX 2-INPUT OR GATE, PDSO20, 0.300 INCH, PLASTIC, SOIC-20, Gate

Parameter Name	Attribute value
Is it Rohs certified?	incompatible
package instruction	SOP, SOP20,.4
Reach Compliance Code	unknown
Other features	IOL = 48MA @ VOL = 0.5V; IOH = 48MA @ VOH = 2V
series	AS
JESD-30 code	R-PDSO-G20
JESD-609 code	e0
length	12.8 mm
Load capacitance (CL)	50 pF
Logic integrated circuit type	OR GATE
Number of functions	6
Number of entries	2
Number of terminals	20
Maximum operating temperature	70 °C
Minimum operating temperature
Package body material	PLASTIC/EPOXY
encapsulated code	SOP
Encapsulate equivalent code	SOP20,.4
Package shape	RECTANGULAR
Package form	SMALL OUTLINE
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
power supply	5 V
Maximum supply current (ICC)	36 mA
propagation delay (tpd)	6.3 ns
Certification status	Not Qualified
Schmitt trigger	NO
Maximum seat height	2.65 mm
Maximum supply voltage (Vsup)	5.5 V
Minimum supply voltage (Vsup)	4.5 V
Nominal supply voltage (Vsup)	5 V
surface mount	YES
technology	TTL
Temperature level	COMMERCIAL
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	GULL WING
Terminal pitch	1.27 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
width	7.5 mm
Base Number Matches	1

High-frequency synchronous rectification problem: If I want to change the rectifier here to synchronous rectification (500kHz), what solution should I use? I checked it myself at night, but I didn't understand it clearly. The front end is a coupled r...; 华南 Power technology

【Telink B91 Universal Development Kit】Development environment, burning tool construction: 1. IDE download and installation http://wiki.telink-semi.cn/wiki/IDE-and-Tools/RISC-V_IDE_for_TLSR9_Chips/ After downloading, unzip it to a suitable location and click setup to install it. After the i...; freeelectron RF/Wirelessly

Looking for a low-cost voltage and current acquisition solution: Who can use a single-chip microcomputer to collect single-phase and three-phase voltage and current data?...; linkai Analog electronics

[Project source code] Regenerate hps_0.h file after changing Qsys based on FPGA Altera SOC: This article was written by FPGA enthusiast Xiao Meige. Without the author's permission, this article is only allowed to be copied and reproduced on online forums, and the original author must be indi...; 小梅哥 Altera SoC

Experience in Application Test of DSP External SRAM: DSP hardware test description:Platform description:Figure 1-1 Code Composer Studio 6.0.0.00190 C/C++ development environmentThe hardware platform is based on the TMS320F28335 chip, and the software pl...; 灞波儿奔 DSP and ARM Processors

ADS amplifierMRF8P9040N verification simulation: MRF8P9040N Verification Simulation 1. Overview of all project filesSecond, do a static bias scan of the tube, build the circuit, insert the template, and set the S parameters as shown below:Static ope...; btty038 RF/Wirelessly

Shortcut: E0 E1 E2 E3 E4 E5 E6 E7 E8 E9 EA EB EC ED EE EF EG EH EI EJ EK EL EM EN EO EP EQ ER ES ET EU EV EW EX EY EZ F0 F1 F2 F3 F4 F5 F6 F7 F8 F9 FA FB FC FD FE FF FG FH FI FJ FK FL FM FN FO FP FQ FR FS FT FU FV FW FX FY FZ G0 G1 G2 G3 G4 G5 G6 G7 G8 G9 GA GB GC GD GE GF GG GH GI GJ GK GL GM GN GO GP GQ GR GS GT GU GV GW GX GZ H0 H1 H2 H3 H4 H5 H6 H7 H8 HA HB HC HD HE HF HG HH HI HJ HK HL HM HN HO HP HQ HR HS HT HU HV HW HX HY HZ I1 I2 I3 I4 I5 I6 I7 IA IB IC ID IE IF IG IH II IK IL IM IN IO IP IQ IR IS IT IU IV IW IX J0 J1 J2 J6 J7 JA JB JC JD JE JF JG JH JJ JK JL JM JN JP JQ JR JS JT JV JW JX JZ K0 K1 K2 K3 K4 K5 K6 K7 K8 K9 KA KB KC KD KE KF KG KH KI KJ KK KL KM KN KO KP KQ KR KS KT KU KV KW KX KY KZ

Popular Components