EDS2516APTA-60-E datasheet, PDF

Datasheet> All Categories > storage> storage> EDS2516APTA-60-E

EDS2516APTA-60-E: Description256M bits SDRAM; Categorystorage storage; File Size616KB，53 Pages; ManufacturerELPIDA; Websitehttp://www.elpida.com/en; Environmental Compliance

Download Datasheet Parametric View All

EDS2516APTA-60-E Overview

256M bits SDRAM

EDS2516APTA-60-E Parametric

Parameter Name	Attribute value
Is it Rohs certified?	conform to
Maker	ELPIDA
Parts packaging code	TSOP2
package instruction	TSOP2, TSOP54,.46,32
Contacts	54
Reach Compliance Code	unknow
ECCN code	EAR99
access mode	FOUR BANK PAGE BURST
Maximum access time	5 ns
Other features	AUTO/SELF REFRESH
Maximum clock frequency (fCLK)	166 MHz
I/O type	COMMON
interleaved burst length	1,2,4,8
JESD-30 code	R-PDSO-G54
JESD-609 code	e6
length	22.22 mm
memory density	268435456 bi
Memory IC Type	SYNCHRONOUS DRAM
memory width	16
Number of functions	1
Number of ports	1
Number of terminals	54
word count	16777216 words
character code	16000000
Operating mode	SYNCHRONOUS
Maximum operating temperature	70 °C
Minimum operating temperature
organize	16MX16
Output characteristics	3-STATE
Package body material	PLASTIC/EPOXY
encapsulated code	TSOP2
Encapsulate equivalent code	TSOP54,.46,32
Package shape	RECTANGULAR
Package form	SMALL OUTLINE, THIN PROFILE
Peak Reflow Temperature (Celsius)	260
power supply	3.3 V
Certification status	Not Qualified
refresh cycle	8192
Maximum seat height	1.2 mm
self refresh	YES
Continuous burst length	1,2,4,8,FP
Maximum standby current	0.002 A
Maximum slew rate	0.25 mA
Maximum supply voltage (Vsup)	3.6 V
Minimum supply voltage (Vsup)	3 V
Nominal supply voltage (Vsup)	3.3 V
surface mount	YES
technology	CMOS
Temperature level	COMMERCIAL
Terminal surface	Tin/Bismuth (Sn/Bi)
Terminal form	GULL WING
Terminal pitch	0.8 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
width	10.16 mm

Preview

Download Datasheet

View All

DATA SHEET

256M bits SDRAM

EDS2516APTA (16M words

16 bits)

Description

The EDS2516AP is a 256M bits SDRAM organized as

4,194,304 words

16 bits

4 banks. All inputs and

outputs are referred to the rising edge of the clock

input. It is packaged in standard 54-pin plastic TSOP

(II)

Pin Configurations

/xxx indicates active low signal.

54-pin plastic TSOP (II)

VDD

DQ0

VDDQ

Features

•

DQ1

DQ2

VSSQ

3.3V power supply

Clock frequency: 166MHz/133MHz (max.)

LVTTL interface

Single pulsed /RAS

×16

organization

4 banks can operate simultaneously and

independently

•

Burst read/write operation and burst read/single write

operation capability

•

Programmable burst length (BL): 1, 2, 4, 8, full page

•

2 variations of burst sequence

⎯

Sequential (BL = 1, 2, 4, 8, full page)

⎯

Interleave (BL = 1, 2, 4, 8)

•

Programmable /CAS latency (CL): 2, 3

•

Byte control by UDQM and LDQM

Refresh cycles: 8192 refresh cycles/64ms

•

2 variations of refresh

⎯

Auto refresh

⎯

Self refresh

•

2 types of TSOP (II) package

⎯

Sn-Pb solder

⎯

Lead free solder (Sn-Bi)

DQ3

DQ4

VDDQ

DQ5

DQ6

VSSQ

DQ7

VDD

LDQM

/WE

/CAS

/RAS

/CS

BA0

BA1

A10

VDD

VSS

DQ15

VSSQ

DQ14

DQ13

VDDQ

DQ12

DQ11

VSSQ

DQ10

DQ9

VDDQ

DQ8

VSS

UDQM

CLK

CKE

A12

A11

VSS

Document No. E0359E20 (Ver. 2.0)

Date Published January 2005 (K) Japan

Printed in Japan

URL: http://www.elpida.com

©Elpida

Memory, Inc. 2003-2005

A0 to A12,

BA0, BA1

(Top view)

UDQM,LDQM

Input/output mask

Address input

Bank select address

DQ0 to DQ15

Data-input/output

Chip select

/CS

Row address strobe

/RAS

Column address strobe

/CAS

Write enable

/WE

CKE

CLK

VDD

VSS

VDDQ

VSSQ

Clock enable

Clock input

Power for internal circuit

Ground for internal circuit

Power for DQ circuit

Ground for DQ circuit

No connection

EDS2516APTA

CONTENTS

Description .................................................................................................................................................... 1

Features ........................................................................................................................................................ 1

Pin Configurations......................................................................................................................................... 1

Ordering Information ..................................................................................................................................... 2

Part Number.................................................................................................................................................. 2

Electrical Specifications ................................................................................................................................ 4

Block Diagram............................................................................................................................................. 13

Pin Function ................................................................................................................................................ 14

Command Operation................................................................................................................................... 16

Simplified State Diagram ............................................................................................................................ 24

Mode Register Configuration ...................................................................................................................... 25

Power-up sequence .................................................................................................................................... 27

Operation of the SDRAM ............................................................................................................................ 28

Timing Waveforms ...................................................................................................................................... 44

Package Drawing........................................................................................................................................ 50

Recommended Soldering Conditions ......................................................................................................... 51

Data Sheet E0359E20 (Ver. 2.0)

Recommended Resources

Computer motherboard power circuit with +5.1V, -5V, +12V and -12V outputs

35W half-wave resistor-capacitor phase-shift trigger actuation control circuit

Thyristor AC automatic voltage regulation circuit diagram

Cryogenic fluid level sensor circuit diagram

camera flash circuit

High stability integrated regulated power supply composed of CW137 Part 2

Accelerating 5G network deployment in the n258 frequency band using compact 5G antenna technology: Qorvo recently announced that it has made it easier to develop 5G base stations operating in band n258 (24.25 to 27.5 GHz) with its new gallium arsenide (GaAs) front-end module (FEM), the QPF4010. The...; alan000345 RF/Wirelessly

MSP430 MCU interrupt: Interrupts are a major feature of the MSP430 microprocessor. Effective use of interrupts can simplify programs and improve execution efficiency. Almost every peripheral module of the MSP430 can genera...; 火辣西米秀 Microcontroller MCU

When processing this signal, how do we calculate Z if we know the coordinates of Z-1, Z0, and Z1?: Page 8 of the attachment manual says that the index value of point Z is obtained by interpolating Z-1, Z0, and Z1. How should the interpolation of these three points Z-1, Z0, and Z1 be performed?...; littleshrimp Integrated technical exchanges

Zigbee (CC2530) connected to esp8266 can only send but not receive: [i=s]This post was last edited by LLPPSS on 2019-7-23 18:06[/i]I use Zigbee from NetBee. The serial port 0 of Zigbee coordinator (CC2530), namely P0_2 and P0_3, is connected to esp8266. The serial por...; LLPPSS RF/Wirelessly

Mini RP2040 development board minik: The Minik is less than half the size of the rPi Pico and is capable of running CircuitPython.[hide]https://github.com/electrolama/minik[/hide]...; dcexpert MicroPython Open Source section

Analysis of the Design Method of DSP and Slow Peripheral Device Interface: Compared with conventional single-chip microcomputers, the internal structure and timing of DSP have changed greatly. Therefore, the interface chip suitable for single-chip microcomputers may not be s...; fish001 DSP and ARM Processors

Shortcut: L0 L1 L2 L3 L4 L5 L6 L7 L8 L9 LA LB LC LD LE LF LG LH LI LJ LK LL LM LN LO LP LQ LR LS LT LU LV LW LX LY LZ M0 M1 M2 M3 M4 M5 M6 M7 M8 M9 MA MB MC MD ME MF MG MH MI MJ MK ML MM MN MO MP MQ MR MS MT MU MV MW MX MY MZ N0 N1 N2 N3 N4 N5 N6 N7 N8 NA NB NC ND NE NF NG NH NI NJ NK NL NM NN NO NP NQ NR NS NT NU NV NX NZ O0 O1 O2 O3 OA OB OC OD OE OF OG OH OI OJ OK OL OM ON OP OQ OR OS OT OV OX OY OZ P0 P1 P2 P3 P4 P5 P6 P7 P8 P9 PA PB PC PD PE PF PG PH PI PJ PK PL PM PN PO PP PQ PR PS PT PU PV PW PX PY PZ Q1 Q2 Q3 Q4 Q5 Q6 Q8 Q9 QA QB QC QE QF QG QH QK QL QM QP QR QS QT QV QW QX QY R0 R1 R2 R3 R4 R5 R6 R7 R8 R9 RA RB RC RD RE RF RG RH RI RJ RK RL RM RN RO RP RQ RR RS RT RU RV RW RX RY RZ

Popular Components