HY234100P-200 datasheet, PDF - EEWORLD Datasheet

EEWORLDEEWORLD

Datasheet

Datasheet> All Categories > storage> storage> HY234100P-200

Preview

HY234100P-200: DescriptionMASK ROM, 512KX8, 200ns, CMOS, PDIP40, 0.600 INCH, PLASITIC, DIP-40; Categorystorage storage; File Size114KB，7 Pages; ManufacturerSK Hynix; Websitehttp://www.hynix.com/eng/

Download Datasheet Parametric Compare View All

HY234100P-200 Overview

MASK ROM, 512KX8, 200ns, CMOS, PDIP40, 0.600 INCH, PLASITIC, DIP-40

HY234100P-200 Parametric

Parameter Name	Attribute value
Is it lead-free?	Contains lead
Is it Rohs certified?	incompatible
Parts packaging code	DIP
package instruction	DIP, DIP40,.6
Contacts	40
Reach Compliance Code	compliant
ECCN code	EAR99
Maximum access time	200 ns
Spare memory width	16
JESD-30 code	R-PDIP-T40
JESD-609 code	e0
length	52.451 mm
memory density	4194304 bit
Memory IC Type	MASK ROM
memory width	8
Number of functions	1
Number of terminals	40
word count	524288 words
character code	512000
Operating mode	ASYNCHRONOUS
Maximum operating temperature	70 °C
Minimum operating temperature
organize	512KX8
Output characteristics	3-STATE
Package body material	PLASTIC/EPOXY
encapsulated code	DIP
Encapsulate equivalent code	DIP40,.6
Package shape	RECTANGULAR
Package form	IN-LINE
Parallel/Serial	PARALLEL
Peak Reflow Temperature (Celsius)	NOT SPECIFIED
power supply	5 V
Certification status	Not Qualified
Maximum seat height	4.699 mm
Maximum standby current	0.00005 A
Maximum slew rate	0.04 mA
Maximum supply voltage (Vsup)	5.5 V
Minimum supply voltage (Vsup)	4.5 V
Nominal supply voltage (Vsup)	5 V
surface mount	NO
technology	CMOS
Temperature level	COMMERCIAL
Terminal surface	Tin/Lead (Sn/Pb)
Terminal form	THROUGH-HOLE
Terminal pitch	2.54 mm
Terminal location	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED
width	15.24 mm
Base Number Matches	1

Preview

Download Datasheet

View All

HY234100P-200 Related Products

	HY234100P-200	HY234100P-150	HY234100G-150	HY234100G-200
Description	MASK ROM, 512KX8, 200ns, CMOS, PDIP40, 0.600 INCH, PLASITIC, DIP-40	MASK ROM, 512KX8, 150ns, CMOS, PDIP40, 0.600 INCH, PLASITIC, DIP-40	MASK ROM, 512KX8, 150ns, CMOS, PDSO40, 0.525 INCH, PLASTIC, SOP-40	MASK ROM, 512KX8, 200ns, CMOS, PDSO40, 0.525 INCH, PLASTIC, SOP-40
Is it lead-free?	Contains lead	Contains lead	Contains lead	Contains lead
Is it Rohs certified?	incompatible	incompatible	incompatible	incompatible
Parts packaging code	DIP	DIP	SOIC	SOIC
package instruction	DIP, DIP40,.6	DIP, DIP40,.6	SOP, SOP40,.56	SOP, SOP40,.56
Contacts	40	40	40	40
Reach Compliance Code	compliant	compliant	compliant	compliant
ECCN code	EAR99	EAR99	EAR99	EAR99
Maximum access time	200 ns	150 ns	150 ns	200 ns
Spare memory width	16	16	16	16
JESD-30 code	R-PDIP-T40	R-PDIP-T40	R-PDSO-G40	R-PDSO-G40
JESD-609 code	e0	e0	e0	e0
length	52.451 mm	52.451 mm	18.517 mm	18.517 mm
memory density	4194304 bit	4194304 bit	4194304 bit	4194304 bit
Memory IC Type	MASK ROM	MASK ROM	MASK ROM	MASK ROM
memory width	8	8	8	8
Number of functions	1	1	1	1
Number of terminals	40	40	40	40
word count	524288 words	524288 words	524288 words	524288 words
character code	512000	512000	512000	512000
Operating mode	ASYNCHRONOUS	ASYNCHRONOUS	ASYNCHRONOUS	ASYNCHRONOUS
Maximum operating temperature	70 °C	70 °C	70 °C	70 °C
organize	512KX8	512KX8	512KX8	512KX8
Output characteristics	3-STATE	3-STATE	3-STATE	3-STATE
Package body material	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY
encapsulated code	DIP	DIP	SOP	SOP
Encapsulate equivalent code	DIP40,.6	DIP40,.6	SOP40,.56	SOP40,.56
Package shape	RECTANGULAR	RECTANGULAR	RECTANGULAR	RECTANGULAR
Package form	IN-LINE	IN-LINE	SMALL OUTLINE	SMALL OUTLINE
Parallel/Serial	PARALLEL	PARALLEL	PARALLEL	PARALLEL
Peak Reflow Temperature (Celsius)	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED
power supply	5 V	5 V	5 V	5 V
Certification status	Not Qualified	Not Qualified	Not Qualified	Not Qualified
Maximum standby current	0.00005 A	0.00005 A	0.00005 A	0.00005 A
Maximum slew rate	0.04 mA	0.04 mA	0.04 mA	0.04 mA
Maximum supply voltage (Vsup)	5.5 V	5.5 V	5.5 V	5.5 V
Minimum supply voltage (Vsup)	4.5 V	4.5 V	4.5 V	4.5 V
Nominal supply voltage (Vsup)	5 V	5 V	5 V	5 V
surface mount	NO	NO	YES	YES
technology	CMOS	CMOS	CMOS	CMOS
Temperature level	COMMERCIAL	COMMERCIAL	COMMERCIAL	COMMERCIAL
Terminal surface	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)	Tin/Lead (Sn/Pb)
Terminal form	THROUGH-HOLE	THROUGH-HOLE	GULL WING	GULL WING
Terminal pitch	2.54 mm	2.54 mm	1.27 mm	1.27 mm
Terminal location	DUAL	DUAL	DUAL	DUAL
Maximum time at peak reflow temperature	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED	NOT SPECIFIED
width	15.24 mm	15.24 mm	11.24 mm	11.24 mm

Recommended Resources

Digital tachometer circuit diagram based on magnetic sensor design

Parallel automatic charger circuit diagram

Electrical schematic diagram of B2012A gantry planer (3)

Music controlled neon light circuit

Xigui RDK90-A, RDK120-A multi-purpose automatic non-stick electric heating pan circuit diagram

Anti-theft alarm circuit for valuable home appliances

Shortcut: A0 A1 A2 A3 A4 A5 A6 A7 A8 A9 AA AB AC AD AE AF AG AH AI AJ AK AL AM AN AO AP AQ AR AS AT AU AV AW AX AY AZ B0 B1 B2 B3 B4 B5 B6 B7 B8 B9 BA BB BC BD BE BF BG BH BI BJ BK BL BM BN BO BP BQ BR BS BT BU BV BW BX BY BZ C0 C1 C2 C3 C4 C5 C6 C7 C8 C9 CA CB CC CD CE CF CG CH CI CJ CK CL CM CN CO CP CQ CR CS CT CU CV CW CX CY CZ D0 D1 D2 D3 D4 D5 D6 D7 D8 D9 DA DB DC DD DE DF DG DH DI DJ DK DL DM DN DO DP DQ DR DS DT DU DV DW DX DZ

Popular Components