EEWORLDEEWORLDEEWORLD

Part Number

Search
 PDF

CLC115AJE

Description

Basic information about CLC115AJE amplifier:

CLC115AJE is a BUFFER.

CLC115AJE amplifier core information:

The minimum operating temperature of CLC115AJE is -40 °C and the maximum operating temperature is 85 °C. Its peak reflow temperature is NOT SPECIFIED Its maximum bias current at 25°C is: 20 µA Its maximum average bias current is 20 µA

How to simply check the efficiency of an amplifier? Looking at its slew rate, the CLC115AJE has a nominal slew rate of 2700 V/us. The maximum slew rate of the CLC115AJE given by the manufacturer is 61 mA, while the minimum slew rate is 2200 V/us. When the op amp is used in closed loop, at a certain closed-loop gain (usually 1 or 2, 10, etc.), the frequency when the CLC115AJE gain becomes 0.707 times the low-frequency gain is 700 MHz.

The nominal supply voltage of the CLC115AJE is 5 V, and its corresponding nominal negative supply voltage is -5 V. The input offset voltage of the CLC115AJE is 17000 µV (input offset voltage: the compensation voltage added between the two input terminals to make the output terminal of the operational amplifier 0V (or close to 0V).)

Related dimensions of CLC115AJE:

CLC115AJE has 14 terminals. Its terminal position type is: DUAL. Terminal pitch is 1.27 mm.

CLC115AJE amplifier additional information:

Its temperature grade is: INDUSTRIAL. CLC115AJE is not Rohs certified. The corresponding JESD-30 code is: R-PDSO-G14. The corresponding JESD-609 code is: e0. The packaging code of CLC115AJE is: SOP.

CLC115AJE packaging materials are mostly PLASTIC/EPOXY. The package shape is RECTANGULAR. CLC115AJE package pin formats are: SMALL OUTLINE. Its terminal forms are: GULL WING.

CategoryAnalog mixed-signal IC    Amplifier circuit   
File Size415KB,4 Pages
ManufacturerComlinear Corporation
Alternative parts:CLC115AJE
Download Datasheet Parametric Compare View All

CLC115AJE Overview

Basic information about CLC115AJE amplifier:

CLC115AJE is a BUFFER.

CLC115AJE amplifier core information:

The minimum operating temperature of CLC115AJE is -40 °C and the maximum operating temperature is 85 °C. Its peak reflow temperature is NOT SPECIFIED Its maximum bias current at 25°C is: 20 µA Its maximum average bias current is 20 µA

How to simply check the efficiency of an amplifier? Looking at its slew rate, the CLC115AJE has a nominal slew rate of 2700 V/us. The maximum slew rate of the CLC115AJE given by the manufacturer is 61 mA, while the minimum slew rate is 2200 V/us. When the op amp is used in closed loop, at a certain closed-loop gain (usually 1 or 2, 10, etc.), the frequency when the CLC115AJE gain becomes 0.707 times the low-frequency gain is 700 MHz.

The nominal supply voltage of the CLC115AJE is 5 V, and its corresponding nominal negative supply voltage is -5 V. The input offset voltage of the CLC115AJE is 17000 µV (input offset voltage: the compensation voltage added between the two input terminals to make the output terminal of the operational amplifier 0V (or close to 0V).)

Related dimensions of CLC115AJE:

CLC115AJE has 14 terminals. Its terminal position type is: DUAL. Terminal pitch is 1.27 mm.

CLC115AJE amplifier additional information:

Its temperature grade is: INDUSTRIAL. CLC115AJE is not Rohs certified. The corresponding JESD-30 code is: R-PDSO-G14. The corresponding JESD-609 code is: e0. The packaging code of CLC115AJE is: SOP.

CLC115AJE packaging materials are mostly PLASTIC/EPOXY. The package shape is RECTANGULAR. CLC115AJE package pin formats are: SMALL OUTLINE. Its terminal forms are: GULL WING.

CLC115AJE Parametric

Parameter NameAttribute value
Is it Rohs certified?incompatible
Reach Compliance Codeunknown
Amplifier typeBUFFER
Maximum average bias current (IIB)20 µA
Nominal bandwidth (3dB)700 MHz
Maximum bias current (IIB) at 25C20 µA
Maximum input offset voltage17000 µV
JESD-30 codeR-PDSO-G14
JESD-609 codee0
Negative supply voltage upper limit-7 V
Nominal Negative Supply Voltage (Vsup)-5 V
Number of functions4
Number of terminals14
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Package body materialPLASTIC/EPOXY
encapsulated codeSOP
Encapsulate equivalent codeSOP14,.25
Package shapeRECTANGULAR
Package formSMALL OUTLINE
Peak Reflow Temperature (Celsius)NOT SPECIFIED
power supply+-5 V
Certification statusNot Qualified
minimum slew rate2200 V/us
Nominal slew rate2700 V/us
Maximum slew rate61 mA
Supply voltage upper limit7 V
Nominal supply voltage (Vsup)5 V
surface mountYES
technologyBIPOLAR
Temperature levelINDUSTRIAL
Terminal surfaceTin/Lead (Sn/Pb)
Terminal formGULL WING
Terminal pitch1.27 mm
Terminal locationDUAL
Maximum time at peak reflow temperatureNOT SPECIFIED
Base Number Matches1

CLC115AJE Related Products

CLC115AJE CLC115ALC CLC115AMC CLC115AJP CLC115AID CLC115A8D
Description Buffer Amplifier, 4 Func, BIPolar, PDSO14, Buffer Amplifier, 4 Func, BIPolar, Buffer Amplifier, 4 Func, BIPolar, Buffer Amplifier, 4 Func, BIPolar, PDIP14, Buffer Amplifier, 4 Func, BIPolar, CDIP14, Buffer Amplifier, 4 Func, BIPolar, CDIP14,
Reach Compliance Code unknown unknown unknown unknown unknown unknown
Amplifier type BUFFER BUFFER BUFFER BUFFER BUFFER BUFFER
Maximum average bias current (IIB) 20 µA 20 µA 20 µA 20 µA 20 µA 20 µA
Nominal bandwidth (3dB) 700 MHz 700 MHz 700 MHz 700 MHz 700 MHz 700 MHz
Maximum bias current (IIB) at 25C 20 µA 20 µA 20 µA 20 µA 20 µA 20 µA
Maximum input offset voltage 17000 µV 17000 µV 17000 µV 17000 µV 17000 µV 17000 µV
JESD-30 code R-PDSO-G14 X-XUUC-N10 X-XUUC-N10 R-PDIP-T14 R-CDIP-T14 R-CDIP-T14
Negative supply voltage upper limit -7 V -7 V -7 V -7 V -7 V -7 V
Nominal Negative Supply Voltage (Vsup) -5 V -5 V -5 V -5 V -5 V -5 V
Number of functions 4 4 4 4 4 4
Number of terminals 14 10 10 14 14 14
Maximum operating temperature 85 °C 125 °C 125 °C 85 °C 85 °C 125 °C
Minimum operating temperature -40 °C -55 °C -55 °C -40 °C -40 °C -55 °C
Package body material PLASTIC/EPOXY UNSPECIFIED UNSPECIFIED PLASTIC/EPOXY CERAMIC, METAL-SEALED COFIRED CERAMIC, METAL-SEALED COFIRED
encapsulated code SOP DIE DIE DIP DIP DIP
Encapsulate equivalent code SOP14,.25 DIE OR CHIP DIE OR CHIP DIP14,.3 DIP14,.3 DIP14,.3
Package shape RECTANGULAR UNSPECIFIED UNSPECIFIED RECTANGULAR RECTANGULAR RECTANGULAR
Package form SMALL OUTLINE UNCASED CHIP UNCASED CHIP IN-LINE IN-LINE IN-LINE
power supply +-5 V +-5 V +-5 V +-5 V +-5 V +-5 V
Certification status Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified Not Qualified
minimum slew rate 2200 V/us 2200 V/us 2200 V/us 2200 V/us 2200 V/us 2200 V/us
Nominal slew rate 2700 V/us 2700 V/us 2700 V/us 2700 V/us 2700 V/us 2700 V/us
Maximum slew rate 61 mA 61 mA 61 mA 61 mA 61 mA 61 mA
Supply voltage upper limit 7 V 7 V 7 V 7 V 7 V 7 V
Nominal supply voltage (Vsup) 5 V 5 V 5 V 5 V 5 V 5 V
surface mount YES YES YES NO NO NO
technology BIPOLAR BIPOLAR BIPOLAR BIPOLAR BIPOLAR BIPOLAR
Temperature level INDUSTRIAL MILITARY MILITARY INDUSTRIAL INDUSTRIAL MILITARY
Terminal form GULL WING NO LEAD NO LEAD THROUGH-HOLE THROUGH-HOLE THROUGH-HOLE
Terminal location DUAL UPPER UPPER DUAL DUAL DUAL
Base Number Matches 1 1 1 1 1 1
Is it Rohs certified? incompatible - - incompatible incompatible incompatible
JESD-609 code e0 - - e0 e0 e0
Peak Reflow Temperature (Celsius) NOT SPECIFIED - - NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED
Terminal surface Tin/Lead (Sn/Pb) - - Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb) Tin/Lead (Sn/Pb)
Terminal pitch 1.27 mm - - 2.54 mm 2.54 mm 2.54 mm
Maximum time at peak reflow temperature NOT SPECIFIED - - NOT SPECIFIED NOT SPECIFIED NOT SPECIFIED
package instruction - DIE, DIE OR CHIP DIE, DIE OR CHIP DIP, DIP14,.3 DIP, DIP14,.3 DIP, DIP14,.3
How to build a 3D parts library in AD14.3
Good afternoon, everyone! I need help with how to draw a 3D parts library in AD14.3, thank you!...
zttian PCB Design
The latest technology trends of FPC
The latest technology trends of FPC...
lorant RF/Wirelessly
Two-input AND gate engineering files and test files
endmodule project file//Verilog stipulates: starts with module and ends with endmodule//module is followed by the module name (must be consistent with the file name)//The module name is followed by br...
zxopenljx FPGA/CPLD
Design of a dual 10A output switching power supply based on L4970A
Abstract: A dual-channel 10A output switching regulated power supply based on the L4970APWM chip is first introduced. The main performance characteristics, packaging and parameter selection of main pe...
zbz0529 Power technology
Help others and achieve self-realization——EEWORLD Q&A List (11th issue)
[size=4][backcolor=red][color=#ffffff]***Activity Rules***[/color][/backcolor] The new activity rules will take the form of points + ranking. The top 15 netizens in the monthly points ranking will rec...
okhxyyo Talking

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号