EEWORLDEEWORLDEEWORLD

Part Number

Search

PL560-XX

Description
Analog Frequency Multiplier
File Size883KB,15 Pages
ManufacturerPLL (PhaseLink Corporation)
Download Datasheet View All

PL560-XX Overview

Analog Frequency Multiplier

Analog Frequency Multiplier
PL560-xx VCXO Family
PRODUCT DESCRIPTION
PhaseLink’s Analog Frequency Multiplier
TM
(AFM) is
the industry’s first ‘Balanced Oscillator’ utilizing
analog multiplication of the fundamental frequency
(at double or quadruple frequency), combined with
an attenuation of the fundamental of the reference
crystal, without the use of a phase-locked loop
(PLL), in CMOS technology.
PhaseLink’s patent pending PL560-xx family of AFM
products can achieve up to 800 MHz output
frequency with little jitter or phase noise
deterioration. In addition, the low frequency input
crystal requirement makes the AFMs the most
affordable high-performance timing-source in the
market.
PL560-xx family of products utilize low-power CMOS
technology and are housed in
GREEN/
RoHS
compliant
16-pin TSSOP, and 16-pin 3x3 QFN
packages.
FEATURES
Non-PLL frequency multiplication
Input frequency from 30-200 MHz
Output frequency from 60-800 MHz
Low phase noise and jitter (equivalent to fundamental
crystal at the output frequency)
Ultra-low jitter
o
RMS phase jitter < 0.25 ps (12kHz-20MHz)
o
RMS period jitter < 2.5 ps
Low phase noise
o
-142 dBc/Hz @100kHz offset from 155.52 MHz
o
-150 dBc/Hz @10MHz offset from 155.52 MHz
High linearity pull range (typ. 5%)
+/- 120 PPM pullability VCXO
Low input frequency eliminates the need for expensive
crystals
Differential output levels (PECL, LVDS), or single-
ended CMOS
Single 2.5V or 3.3V +/- 10% power supply
Optional industrial temperature range (-40°C to +85°C)
Available in 16-pin
GREEN/RoHS
compliant
TSSOP,
and 3x3 QFN
Figure 1: 2x AFM Phase Noise at 311.04MHz
47745 Fremont Blvd., Fremont, California 94538 TEL (510) 492-0990, FAX (510) 492-0991
www.phaselink.com
Rev. 02/09/07 Page 1
AD7747 capacitance values are all FF
Use 7747 to measure capacitance, the capacitance value to be tested is about 3pf. After I2C is connected, I configured the registers of 7747 according to the sample code of 7746, but when reading the ...
清风吹 ADI Reference Circuit
[RISC-V MCU CH32V103 Evaluation] ---Advanced Wiki---Write USB Files
[i=s]This post was last edited by wintonson on 2021-1-31 15:33[/i]【 RISC-V MCU CH32V103 Review】 ---Advanced Wiki--- Writing USB files The Advancement of Victory January 31 , 2021Preface: This is the e...
wintonson Domestic Chip Exchange
[RVB2601 Creative Application Development] Configure serial port 1 UART1 output
Serial port input and output are needed in the project. I looked through the forum and found that there was no article about configuring serial port 1, so I had to write it myself. Just write a test p...
full_stack XuanTie RISC-V Activity Zone
How to handle libraries when playing Linux
Generally speaking, should we install the library in the ubutu environment and then call the library of the system file in cmake, or compile the library and create a new lib under the source code and ...
哈哈学习 Integrated technical exchanges
ART-Pi evaluates serial port receiving and sending functions and data frame recognition
According to the plan, I changed the serial port configuration this time. Open the CubeMX project file and select the serial port number output to the debugger according to the schematic diagram. It s...
BinWin Real-time operating system RTOS
Gated clock and clock offset analysis.rar
Gated clock and clock offset analysis.rar...
zxopenljx EE_FPGA Learning Park

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号