EEWORLDEEWORLDEEWORLD

Part Number

Search

PT7V4050TATHB17.920/16.665

Description
PLL/Frequency Synthesis Circuit,
CategoryThe signal circuit   
File Size156KB,7 Pages
ManufacturerPericom Technology Inc
Download Datasheet Parametric View All

PT7V4050TATHB17.920/16.665 Overview

PLL/Frequency Synthesis Circuit,

PT7V4050TATHB17.920/16.665 Parametric

Parameter NameAttribute value
MakerPericom Technology Inc
package instruction,
Reach Compliance Codeunknown
Base Number Matches1
Data Sheet
PT7V4050
PLL with quartz stabilized VCXO
|||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||||
Features
PLL with quartz stabilized VCXO
Loss of signals alarm
Return to nominal clock upon LOS
Input data rates from 8 kb/s to 65 Mb/s
Tri-state output
User defined PLL loop response
NRZ data compatible
Single +5.0V power supply
Description
The device is composed of a phase-lock loop with an
integrated VCXO for use in clock recovery, data re-
timing, frequency translation and clock smoothing
applications in telecom and datacom systems.
Crystal Frequencies Supported: 12.000~50.000 MHz.
Block Diagram
CLKIN
DATAIN
HIZ
Phase Detector &
Loss Of Signal
Circuit
RCLK
RDATA
LOS
PHO
VC
LOSIN
CLK1
VCXO
Divider
CLK2
OPN
Op
Amp
OPOUT
OPP
Ordering Information
PT7V4050
Device Type
16-pin clock recoverymodule
PackageLeads
T: Thru-Hole
G: Surface Mount
CLK2 Divider
A: Divide by 2 E: Divide by 32
B: Divide by 4 F: Divide by 64
C: Divide by 8 G: Divide by 128
D: Divide by 16 H: Divide by 256
K: Disable
T
B
C
G
A
49.408 / 12.352
CLK2 Frequency
CLK1 Frequency
A: 5.0V supply voltage
B: 3.3V supply voltage
C:
±
20ppm
F:
±
32ppm
G:
±
50ppm
H:
±
100ppm
Temperature Range
C: 0
°
C to 70
°
C
T: -40
°
C to 85
°
C
12.000
16.128
18.432
22.579
28.000
34.368
44.736
Frequencies using at CLK1 (MHz)
12.288
12.624
13.00
16.384
16.777
16.896
18.936
20.000
20.480
24.576
24.704
25.000
30.720
32.000
32.768
38.880
40.000
41.2416
47.457
49.152
49.408
19.440
35.328
16.000
17.920
22.1184
27.000
33.330
41.943
50.000
40.960
Note:
CLK1 up to 40.960MHz for both 5V and
3.3V for temperature -40oC to 85 oC; CLK1 up to
50MHz for both 5V and 3.3V for temperature 0oC to 70oC.
PT0125(02/06)
1
Ver:2
The designated components for the 2019 TI Cup National Undergraduate Electronic Design Competition have been announced, and EVM board applications will be open soon
The 2019 TI Cup National Undergraduate Electronic Design Competition has been fully launched. In order to ensure that the participating teams have enough time to familiarize themselves with and unders...
201420208012 Electronics Design Contest
DSP28335 uses FIFO serial port interrupt
[size=4]1. Serial communication and parallel communication [/size] [size=4] DSP controllers exchange information and communicate with external devices. There are two main communication methods: 1. Ser...
灞波儿奔 DSP and ARM Processors
Who made this picture? Haha, what an image!
[i=s]This post was last edited by qwqwqw2088 on 2020-10-5 18:40[/i]Who made this picture? Haha, what a vivid image! Saw this in a media outlet...
qwqwqw2088 Talking
How to use allegro package library files in DXP?
I came up with a stupid idea, which is to create a BRD file, place the desired components in the file, and then open the file with DXP. However, DXP cannot display the file. Can anyone help me? Thank ...
srzm PCB Design
Working waveform problem of single-phase bridge uncontrolled rectifier circuit with capacitor filtering
In the working waveform b) of the capacitor-filtered single-phase bridge uncontrolled rectifier circuit, is i2 the input current? Or the charging current of the capacitor? And why are there two sine w...
西里古1992 Analog electronics
Abnormal output of op amp
As shown in the figure below, this op amp circuit has an output of 20mV when there is no input signal.The test input voltage does not meet the op amp characteristics. For the same circuit, some produc...
sfcsdc Analog electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号