Home > Basic Circuits >Logic Circuits > Delay circuit with selectable frequency division factor

Delay circuit with selectable frequency division factor

Source: InternetPublisher:小胖友 Keywords: Delay Circuit Updated: 2024/09/02

Delay circuit with selectable frequency division factor

As shown in the figure, this is a delay circuit with selectable frequency division coefficient. The circuit consists of two 7-bit binary serial counters CC4024, a controllable pulse source (composed of gates 1 and 2), and input and output control circuits.

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号