Using Monostable Trigger to Construct Pulse Delay Circuit
Source: InternetPublisher:通通 Keywords: trigger Updated: 2024/10/14
The figure below shows a pulse delay circuit. It consists of two monostable triggers D1 and D2, which can delay the pulse signal for a certain period of time. The pulse delay time is determined by the size of the external timing components R1 and C1 of D1, and the pulse width after delay is determined by the size of the external timing components R2 and C2 of D2.
- What are the parts of the fpga design process
- What is power factor and three ways to improve it
- Simple Wired Spy Bug Circuit Built Based on IC741
- Beautiful crown wreath made with LED
- Causes of PCB deformation How to prevent circuit board bending and warping
- Why use PWM? What are its advantages?
- Introduction of TDA4863J/4863AJ TV field scanning IC
- Using an Op Amp to Drive a Simple and Practical Power Amplifier
- Common electrical circuits: frequency-selective (bandpass) amplifier circuit
- Homemade air conditioner outdoor unit shutdown indicator
- How to judge whether the thyristor is good or bad by triggering circuit
- T flip-flop circuit structure and its input-output signal waveform
- Circuit structure of RS flip-flop
- Bistable flip-flop practical circuit c
- Flip-flop circuit
- T flip-flop circuit
- Frequency divider composed of counter and RS flip-flop
- Periodic timer using astable flip-flop
- astable flip-flop
- Trigger driven thyristor