Using Monostable Trigger to Construct Pulse Delay Circuit
Source: InternetPublisher:通通 Keywords: trigger Updated: 2024/10/14
The figure below shows a pulse delay circuit. It consists of two monostable triggers D1 and D2, which can delay the pulse signal for a certain period of time. The pulse delay time is determined by the size of the external timing components R1 and C1 of D1, and the pulse width after delay is determined by the size of the external timing components R2 and C2 of D2.
- FPGA Features and Architecture
- Working principle/advantages/disadvantages/size of optical fiber
- Share an interesting LED decoration project
- Make a flameless electronic candle using simple electronics and LEDs
- Star finder battery indicator circuit
- LED Night Light
- Experiment and production of NE555 time base integrated circuit
- NE5532 standard linear preamplifier IC circuit features and application schematics
- Odd-frequency counter with symmetrical output waveform (μL9020)
- The quadruple frequency circuit composed of CH7555
- Counter composed of 4 T flip-flops
- Bad books do not bind circuits
- Bistable flip-flop practical circuit d
- Bistable flip-flop practical circuit b
- Bistable flip-flop practical circuit a
- Bistable flip-flop circuit
- Triac circuit diagram with flip-flop TcA 780
- Photodiode light controlled multifunctional trigger
- Frequency divider composed of counter and RS flip-flop
- The clock used to drive the flip-flop flash circuit