3541 views|9 replies

43

Posts

0

Resources
The OP
 

PCB wiring via problem [Copy link]

Hi seniors, this is my first time drawing a board, I would like to ask you about the vias. For the convenience of wiring, some device pins are grounded with vias. How are those vias connected to become the ground? Is it by laying copper on the bottom layer? How do they finally connect to the negative pole of the top power supply (equivalent to the total ground line), that is, how to connect all the grounds
This post is from PCB Design

Latest reply

When drawing the schematic, the network of each pin has been determined. When drawing the PCB, you need to connect the same network. Connect the grounded pins to the vias. There will be many holes on the board. Finally, lay the ground. These holes are connected together. Copper can be laid on the top and bottom layers. Automatically bypass vias. See the software configuration. The same action. Different development tools have different settings. There is a way to avoid bypassing. Look carefully  Details Published on 2018-9-27 13:15
 

1368

Posts

6

Resources
2
 
Search the forum and someone may have shared some knowledge about this.
This post is from PCB Design
Personal signature专注智能产品的研究与开发,专注于电子电路的生产与制造……QQ:2912615383,电子爱好者群: void
 
 

1048

Posts

1

Resources
3
 
The grounding vias should use the ground network name in the schematic diagram, such as "GND". Then use GND copper on the top and bottom layers to connect them together.
This post is from PCB Design
 
 
 

43

Posts

0

Resources
4
 
It seems that copper plating is usually done dynamically. Wouldn't it automatically bypass the vias? How can I connect the vias to the copper?
This post is from PCB Design
 
 
 

1048

Posts

1

Resources
5
 
Which software do you use? The copper laying of the same network will not be bypassed.
This post is from PCB Design

Comments

I am using cadence. Do you mean that even if it is dynamic copper skin, it will not automatically avoid if it is the same network?  Details Published on 2018-9-26 15:48
 
 
 

43

Posts

0

Resources
6
 
topwon posted on 2018-9-26 14:27 Which software are you using? The copper plating of the same network will not bypass it.
I am using cadence. Do you mean that even if it is dynamic copper plating, it will not automatically avoid it if it is on the same network?
This post is from PCB Design
 
 
 

4177

Posts

9

Resources
7
 
1. You can drill ground vias, for example, the other end of the capacitor must be grounded. First drill the ground vias and connect the ground end of the capacitor to the vias. 2. Copper plating is for GND. Therefore, based on the first point, copper plating will connect most of the gnd. You can see clearly that based on the first point. Copper plating can connect most of the gnd. For those that are not connected, you can use wires to connect them and ensure their beautiful and practical effects.
This post is from PCB Design
 
 
 

6

Posts

0

Resources
8
 
1. The vias must be in the same network as the ground, otherwise the copper will definitely not be connected. 2. I use AD, and there is a rule setting on AD, which is whether the copper and via are star-shaped or directly connected. Cadence should also have similar settings. 3. From the perspective of PCB production technology, vias are first drilled with a drill, and then chemically deposited copper, which means that there is also copper in the vias, so that the bottom layer and the top layer (multi-layer boards also have middle layers) can be electrically connected. 4. PCB design generally has a complete ground plane, usually on the bottom layer (or middle layer, of course, copper is also laid on the top layer. If the copper on the top layer affects the ground loop, I usually solve it by running ground wires over a large area, rather than laying copper), and then other layers are connected to the ground plane through vias.
This post is from PCB Design
 
 
 

2w

Posts

341

Resources
9
 
The problem is very simple. If you have drawn a board, you will know that the copper plating must always include a certain network, usually the ground and the upper and lower layers are connected, usually holes. What else can "dynamic copper skin will not automatically avoid if it is the same network"? That is a problem with software settings.
This post is from PCB Design
 
 
 

3471

Posts

11

Resources
10
 
When drawing the schematic, the network of each pin has been determined. When drawing the PCB, you need to connect the same network. Connect the grounded pins to the vias. There will be many holes on the board. Finally, lay the ground. These holes are connected together. Copper can be laid on the top and bottom layers. Automatically bypass vias. See the software configuration. The same action. Different development tools have different settings. There is a way to avoid bypassing. Look carefully

QQ截图20180927130941.png (6.14 KB, downloads: 0)

QQ截图20180927130941.png
This post is from PCB Design
 
 
 

Guess Your Favourite
Just looking around
Find a datasheet?

EEWorld Datasheet Technical Support

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号
快速回复 返回顶部 Return list