2464 views|4 replies

168

Posts

0

Resources
The OP
 

Does anyone know how to perform timing analysis on cpld in quartusii13.1 [Copy link]

This post was last edited by sunboy25 on 2018-8-12 23:11 I would like to ask if anyone knows how to perform timing analysis on cpld in quartusii13.1 (Timequest Timing Analyzer)? It would be best if there is an example.
This post is from FPGA/CPLD

Latest reply

The new MAX10 is OK, but don't analyze the timing of the old film.  Details Published on 2018-8-20 13:31
 

367

Posts

0

Resources
2
 
CPLD cannot use TQ for timing analysis
This post is from FPGA/CPLD

Comments

So how does it (CPLD) analyze timing?  Details Published on 2018-8-18 15:11
 
 

168

Posts

0

Resources
3
 
coyoo posted on 2018-8-17 09:12 CPLD cannot use TQ for timing analysis
So how does it (CPLD) analyze timing?
This post is from FPGA/CPLD
 
 
 

367

Posts

0

Resources
4
 
The new MAX10 is OK, but don't analyze the timing of the old film.
This post is from FPGA/CPLD
 
 
 

168

Posts

0

Resources
5
 
OK, thanks1
This post is from FPGA/CPLD
 
 
 

Guess Your Favourite
Find a datasheet?

EEWorld Datasheet Technical Support

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号
快速回复 返回顶部 Return list