1385 views|1 replies

1

Posts

0

Resources
The OP
 

Cyclone pin constraints [Copy link]

I would like to ask you, in the pin constraints of cyclone 10, there are many options in the assignment name. How do I use them? If the input is a differential clock, how do I make pin constraints?

This post is from FPGA/CPLD

Latest reply

If it is differential, it should be indicated when allocating pins. We just use positive values. When constraining, we only use positive values.   Details Published on 2019-10-30 14:43
 

122

Posts

0

Resources
2
 

If it is differential, it should be indicated when allocating pins. We just use positive values. When constraining, we only use positive values.

This post is from FPGA/CPLD
 
 

Guess Your Favourite
Just looking around
Find a datasheet?

EEWorld Datasheet Technical Support

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews

Room 1530, Zhongguancun MOOC Times Building, Block B, 18 Zhongguancun Street, Haidian District, Beijing 100190, China Tel:(010)82350740 Postcode:100190

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号
快速回复 返回顶部 Return list