2237 views|0 replies

104

Posts

1

Resources
The OP
 

The latency of cache in arm system refers to [Copy link]

In arm systems such as arm cortex-A9 (instruction set arm-v7), what does cache latency specifically mean? How is it calculated? At which stage does it start? At which stage does it end? When does the instruction prefetch start? ?

This post is from ARM Technology
Personal signature淡泊明志 宁静致远
 

Guess Your Favourite
Find a datasheet?

EEWorld Datasheet Technical Support

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号
快速回复 返回顶部 Return list