Forum»Forum › PCB Design › How to use Cadence Allegro to form a dot-shaped copp ...

1712 views|1 replies

jihw1990

11 Posts	0 Resources

The OP

Published on 2019-6-25 17:25 Only look at the author

How to use Cadence Allegro to form a dot-shaped copper layer [Copy link]

I need help from Cadence Allegro on how to make copper plating in the shape of origin (as shown below):

This post is from PCB Design

Latest reply

1399866558

Just place this oil-covered pad directly. Details Published on 2019-6-26 00:09

PCB设计论坛 PCB设计 PCB Layout

1399866558

368 Posts	0 Resources

Published on 2019-6-26 00:09 Only look at the author

Just place this oil-covered pad directly.

This post is from PCB Design

Protel DXP Powerpcb

Return list

Guess Your Favourite

Just looking around

How to avoid the screw mounting holes on the copper layer on the PCB
HowtoavoidthescrewmountingholesonthecopperlayeronthePCB,andhowtocalculatetheavoidancedistance?
【AD21】How to set the distance from copper to board edge when copper is poured
Asthetitlesays,itseemsthatADhasbeenguidinguserstoreducetheuseofkeepoutlayerssinceversion18,andtrytousethemechanicallayerastheouterframeoftheboardIstheresomethingwrongwithmysettings?ButwhenIchangedtheboard'sframefromMechanical1tothekeepoutla ...
OPEN SCOFIELD WINTER WARDROBE
[img]https://wwwnet/images/2024/11/14/1f9dff95d3bc981f8img][img]https://wwwnet/images/2024/11/14/2a81ca07f0c52991bimg]
Newbie Report Newbie Report
How to use CAN communication to control the inverter?
Three-phase PFC, current loop does not converge using VIENNA topology
【GD32450I-EVAL】USB touch screen driver
CCS3.3
Request the schematic diagram of this system board
How many Gs is the AT in the PULLin VALUE of the reed switch?

Find a datasheet?

EEWorld Datasheet Technical Support

Hot tag

Related articles more>>

Qualcomm launches its first RISC-V architecture programmable connectivity module QCC74xM, supporting Wi-Fi 6 and other protocols
On November 14, Qualcomm announced the launch of two connectivity modules, QCC74xM and QCC730M, f
It is reported that memory manufacturers are considering using flux-free bonding for HBM4 to further reduce the gap between layers
On November 14, according to Korean media ETNews, Samsung Electronics, SK Hynix, and Micron are a
ON Semiconductor CEO Appears at Munich Electronica Show and Launches Treo Platform
During Electronica, ON Semiconductor CEO Hassane El-Khoury was interviewed by Power Electronics N
AMD launches second-generation Versal Premium series: FPGA industry's first to support CXL 3.1 and PCIe Gen 6
SEMI: Global silicon wafer shipment area increased by 6.8% year-on-year and 5.9% month-on-month in 2024Q3
TSMC's 5nm and 3nm supply reaches "100% utilization" showing its dominance in the market
LG Display successfully develops world's first stretchable display that can be expanded by 50%
Seizing the Opportunities in the Chinese Application Market: NI's Challenges and Answers
New diaphragm-free solid-state lithium battery technology is launched: the distance between the positive and negative electrodes is less than 0.000001 meters
Photoresist giant JSR Korea EUV MOR photoresist production base started construction, expected to be put into production in 2026

New Posts

Featured

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews

User Search：

Room 1530, Zhongguancun MOOC Times Building, Block B, 18 Zhongguancun Street, Haidian District, Beijing 100190, China Tel:(010)82350740 Postcode：100190

京公网安备 11010802033920号

快速回复返回顶部 Return list