3721 views|10 replies

15

Posts

0

Resources
The OP
 

Circuit simulation help Cadence Pspice [Copy link]

This post was last edited by a blue external skill on 2019-11-12 12:30

Hello everyone, I am a student in school. Recently, I am learning to use Cadence to design circuits, and then use PSpice A/D to simulate the designed receiving signal processing link. When simulating, I found that the result is not the same as expected. The receiving signal seems to oscillate? ? ? ?

The receiving signal processing link is: voltage follower-----same-direction proportional amplifier------filter------voltage follower

The operational amplifier used is AD8031a, and the current given input signal is a 200KHz sine wave.

The simulation circuit diagram is shown below:

The measured received signal is as follows:

Amplify the received signal and observe:

I found a phenomenon that seemed to be an oscillation, and then I did an FFT on the received signal and found the frequency point, as shown below:

There is a frequency of about 18.5MHz, but I can't find the source of this frequency. I don't know if it is because of a problem in the circuit design that causes the circuit to oscillate, or because I just started learning to use Cadence and there is a problem with the simulation settings. I would like to ask the circuit masters for guidance. Thank you very much!

This post is from Analog electronics

Latest reply

The second stage is self-excited, right? If you remove the input, it should still be there. Try adjusting the secondary feedback network, the capacitor at the inverting end?   Details Published on 2019-11-19 09:48

15

Posts

0

Resources
2
 

Don't sink!!!!

This post is from Analog electronics
 
 

3

Posts

0

Resources
3
 
sharp
This post is from Analog electronics

Comments

I can't even imitate it, I'm such a rookie  Details Published on 2019-11-12 15:58
 
 
 
 

15

Posts

0

Resources
4
 

I can't even imitate it, I'm such a rookie

This post is from Analog electronics
 
 
 
 

15

Posts

0

Resources
5
 

Please look at me, guys.

This post is from Analog electronics
 
 
 
 

2w

Posts

341

Resources
6
 

I have never used Cadence simulation, so I am not sure if it is a problem with the software settings or the FFT and sampling rate.

Or you can use Multisim or other software to verify it

This post is from Analog electronics

Comments

Thanks for your reply. Is there any problem in the circuit diagram?  Details Published on 2019-11-13 17:53
 
 
 
 

2w

Posts

0

Resources
7
 

It seems that both followers U4 and U7 can be removed without much impact on the operation of the entire circuit.

This post is from Analog electronics

Comments

Thanks for your reply. It is mainly for the isolation and buffering of the front-end circuit and the back-end circuit. It is not necessary according to the schematic diagram. But I still can't find the source of the circuit oscillation.  Details Published on 2019-11-13 17:54
 
 
 
 

15

Posts

0

Resources
8
 
qwqwqw2088 posted on 2019-11-12 17:29 I have never used Cadence simulation, so I am not sure if it is a problem with the software settings or the FFT and sampling rate. Or you can use Multisim or other software to verify it...

Thanks for your reply. Is there any problem in the circuit diagram?

This post is from Analog electronics
 
 
 
 

15

Posts

0

Resources
9
 
maychang posted on 2019-11-12 18:02 It seems that both followers U4 and U7 can be removed without much impact on the operation of the entire circuit.

Thanks for your reply. It is mainly for the isolation and buffering of the front-end circuit and the back-end circuit. It is not necessary according to the schematic diagram. But I still can't find the source of the circuit oscillation.

This post is from Analog electronics

Comments

The first post is that oscillation occurs during simulation, but simulation is not very reliable. The distributed parameters during simulation are difficult to be consistent with the distributed parameters in the actual circuit, and these distributed parameters are precisely the cause of oscillation. These distributed parameters cannot be seen from the electrical schematic.  Details Published on 2019-11-13 18:17
 
 
 
 

2w

Posts

0

Resources
10
 
A blue external power method was published on 2019-11-13 17:54 Thank you for your reply. It is mainly for the isolation and buffering of the front-end circuit and the back-end circuit. From this schematic diagram, it is really not necessary. But...

The first post is that oscillation occurs during simulation, but simulation is not very reliable. The distributed parameters during simulation are difficult to be consistent with the distributed parameters in the actual circuit, and these distributed parameters are precisely the cause of oscillation. These distributed parameters cannot be seen from the electrical schematic.

This post is from Analog electronics
 
 
 
 

2

Posts

0

Resources
11
 

The second stage is self-excited, right? If you remove the input, it should still be there. Try adjusting the secondary feedback network, the capacitor at the inverting end?

This post is from Analog electronics
 
 
 
 

Guess Your Favourite
Find a datasheet?

EEWorld Datasheet Technical Support

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号
快速回复 返回顶部 Return list