This development board is the first time to draw a high-speed PCB. I don’t have enough knowledge. I tried my best to equalize the length of the DDR signal lines, but I can’t do anything about impedance matching. Use with caution.
This development board is a hands-on project for learning FPGA and drawing high-speed circuits in the future. Use it with caution only for reference.
The design expects ESP32 to be able to program the FPGA chip, provide Bluetooth and WIFI connection capabilities, and be equipped with large-capacity SDRAM to handle large amounts of data.
The ALTERA Cyclone IV EP4CE6F17C8N chip uses the FBGA256 package. It is very difficult to solder. I used a display control card I bought from the seafood market at 40. I disassembled the chip myself and used a universal tin-planted steel mesh with a hole spacing of 1.0mm and an aperture of 0.55 to use solder paste to plant the chip. Tin and then use the hot air gun to barely solder (the effect is unknown)
The ESP32 part has been downloaded and tested normally. The FPGA will not be installed first.
Note: PCB uses the professional version of EDA for design and proofing. Four-layer boards are available in version 2.0 (0.4 via hole outer diameter) and 2.1 (0.451 via hole outer diameter). Versions can be sampled for free (0.451 via hole outer diameter).
All reference designs on this site are sourced from major semiconductor manufacturers or collected online for learning and research. The copyright belongs to the semiconductor manufacturer or the original author. If you believe that the reference design of this site infringes upon your relevant rights and interests, please send us a rights notice. As a neutral platform service provider, we will take measures to delete the relevant content in accordance with relevant laws after receiving the relevant notice from the rights holder. Please send relevant notifications to email: bbs_service@eeworld.com.cn.
It is your responsibility to test the circuit yourself and determine its suitability for you. EEWorld will not be liable for direct, indirect, special, incidental, consequential or punitive damages arising from any cause or anything connected to any reference design used.
Supported by EEWorld Datasheet