JFET

EV-VN9D30Q100F Evaluation Board

Overview

All features

Simple single IC application board dedicated to VN9D30Q100F
Provides electrical connectivity and thermal heat-sinking for easy prototyping
General device features
- Extreme low voltage operation for deep cold cranking applications (compliant with LV124, revision 2013)
- 24-bit ST-SPI for full diagnostic and digital current sense feedback
- Integrated 10 bit ADC for digital current sense
- Integrated PWM engine with independent phase shift and frequency generation (for each channel)
- Programmable Bulb/LED mode for all channels
- Advanced limp home functions for robust fail-safe system
- Very low standby current
- Optimized electromagnetic emissions
- Very low electromagnetic susceptibility
- Control through direct inputs and / or SPI
- Compliant with European directive 2002/95/EC
Diagnostic functions
- Digital proportional load current sense
- Synchronous diagnostic of over load and short to GND, output shorted to V_CC and OFF-state open-load
- Programmable case overtemperature warning
Protections
- Two levels load current limitation
- Self limiting of fast thermal transients
- Undervoltage shutdown
- Overvoltage clamp
- Latch-off or programmable time limited auto restart (power limitation and overtemperature shutdown)
- Load dump protected
- Protection against loss of ground

Documentation

Related Devices

Devices	Class	introduce	Datasheet
VN9D30Q100F		6-channel high-side driver with 24-bit SPI interface for automotive applications	Download

All reference designs on this site are sourced from major semiconductor manufacturers or collected online for learning and research. The copyright belongs to the semiconductor manufacturer or the original author. If you believe that the reference design of this site infringes upon your relevant rights and interests, please send us a rights notice. As a neutral platform service provider, we will take measures to delete the relevant content in accordance with relevant laws after receiving the relevant notice from the rights holder. Please send relevant notifications to email: bbs_service@eeworld.com.cn.

It is your responsibility to test the circuit yourself and determine its suitability for you. EEWorld will not be liable for direct, indirect, special, incidental, consequential or punitive damages arising from any cause or anything connected to any reference design used.

Hot

Technical Resources More

Search Datasheet?

Supported by EEWorld Datasheet

Technical Videos More

Forum More

Update:2024-11-22 11:59:23

The use of three brackets in C language in keil: (); []; {}
The use of three types of brackets in C language in keil: (); []; {}/* Name: K1-K4 Control the addition and subtraction of the digital tube Demonstrationinstructions: Press K1 to add 1 count, press K2
Share CCS7.3 installation steps
[size=4]1. First, go to the TI official website to download the latest CCS7.3. [/size] [size=4]2. After the download is complete, double-click CCS_SETUP.EXE to install. Be careful not to have Chinese
Common Problems in PCB Circuit Layout Design
Question 2: What is the difference between wires, flying leads and networks? 　　Answer: Wires are also called copper film routing, or simply wires. They are used to connect various solder joints and ar
MSP430 MCU Development Record (4)
[b][color=#5E7384]This content is originally created by EEWORLD forum user [size=3]tiankai001[/size]. If you need to reprint or use it for commercial purposes, you must obtain the author's consent and
[Project source code] Mount the FAT32 file system partition of the mirrored SD card to Linux
This article and design code were written by FPGA enthusiast Xiao Meige. Without the author's permission, this article is only allowed to be copied and reproduced on online forums, and the original au
The STC manual is really confusing.
I use 8G1K08 Doesn't it say here that the EEPROM space is 4K and the address is 0000H~0FFF? Why does it say below that the physical address is 0234H? However, the table says that the IAP mode address

Datasheet More

Circuits More