This reference design demonstrates an interface implementation to multiple high-voltage bipolar input, 8-channel, multiplexed input SAR ADCs (6) via a Sitara Arm processor using a Programmable Real-Time Unit (PRU- ICSS) expands the number of input channels. The ADCs can be configured so that the same channels can be sampled simultaneously across all ADCs. This design highlights the PRU-ICSS's ability to handle a data rate of 1536ksps (each sample = 16 bits) (640 samples sampled per line cycle). For a 50Hz period, this equates to 32ksps per channel between 6 ADCs simultaneously (640 samples/period*50Hz*6 ADC*8 channels = 1536ksps). In addition, a second PRU is used to post-process the data to achieve coherent sampling.
Blockdiagram
All reference designs on this site are sourced from major semiconductor manufacturers or collected online for learning and research. The copyright belongs to the semiconductor manufacturer or the original author. If you believe that the reference design of this site infringes upon your relevant rights and interests, please send us a rights notice. As a neutral platform service provider, we will take measures to delete the relevant content in accordance with relevant laws after receiving the relevant notice from the rights holder. Please send relevant notifications to email: bbs_service@eeworld.com.cn.
It is your responsibility to test the circuit yourself and determine its suitability for you. EEWorld will not be liable for direct, indirect, special, incidental, consequential or punitive damages arising from any cause or anything connected to any reference design used.
Supported by EEWorld Datasheet