Smart factory, industrial and medical applications take advantage of the flexibility and high performance of modern FPGAs . As these systems become more interconnected, security issues such as protecting IP, leveraging software to support system features, and preventing counterfeiting have become increasingly prominent. The Alcatraz ( MAXREFDES34# ) subsystem reference design utilizes the DS28E15 to directly implement SHA-256 security authentication on Xilinx® FPGAs. The DS28E15 communicates over a single-contact 1-Wire® bus, reducing the number of pins required for implementation. The reference code defines a hybrid SHA-256 processor and 1-Wire host on the FPGA .
Figure 1. Alcatraz subsystem design block diagram, including development platform.
characteristic | application |
Competitive Advantage
|
|
All reference designs on this site are sourced from major semiconductor manufacturers or collected online for learning and research. The copyright belongs to the semiconductor manufacturer or the original author. If you believe that the reference design of this site infringes upon your relevant rights and interests, please send us a rights notice. As a neutral platform service provider, we will take measures to delete the relevant content in accordance with relevant laws after receiving the relevant notice from the rights holder. Please send relevant notifications to email: bbs_service@eeworld.com.cn.
It is your responsibility to test the circuit yourself and determine its suitability for you. EEWorld will not be liable for direct, indirect, special, incidental, consequential or punitive damages arising from any cause or anything connected to any reference design used.
Supported by EEWorld Datasheet