The OP
Published on 2019-4-26 15:27
Only look at the author
This post is from FPGA/CPLD
Latest reply
Vivado has an HLS function. See if it is suitable for you. It can convert C or C++ code into Verilog, but the generated code is not very readable. There is a link in this forum. I just started watching it. In addition, how do you use the encryption chip you mentioned?
Details
Published on 2019-5-14 14:19
| ||
|
||
This post is from FPGA/CPLD
| ||
|
||
|
3
Published on 2019-4-27 09:50
Only look at the author
This post is from FPGA/CPLD
Comments | ||
|
||
|
4
Published on 2019-4-28 15:14
Only look at the author
This post is from FPGA/CPLD
Comments
Thank you for your reply. I am a newbie in IC design and have never done encryption. I have used C language a lot and have no idea about how to implement encryption algorithm in HDL. So I picked the simplest encryption algorithm to ask for your advice, so that I can learn from it!
Details
Published on 2019-4-29 11:16
| ||
Personal signature
深圳市全球芯科技 有限公司(加密芯片/SRAM/pSRAM/图像传感器 13924645577 ) |
||
|
This post is from FPGA/CPLD
| ||
|
||
|
This post is from FPGA/CPLD
| ||
|
||
|
7
Published on 2019-5-14 14:19
Only look at the author
This post is from FPGA/CPLD
| ||
|
||
|
曾经的版主且威望大于2000,或对EEWORLD论坛有突出贡献的坛友
EEWorld Datasheet Technical Support
EEWorld
subscription
account
EEWorld
service
account
Automotive
development
circle
About Us Customer Service Contact Information Datasheet Sitemap LatestNews
Room 1530, Zhongguancun MOOC Times Building, Block B, 18 Zhongguancun Street, Haidian District, Beijing 100190, China Tel:(010)82350740 Postcode:100190