• Duration:2 minutes and 12 seconds
  • Date:2024/12/16
  • Uploader:Lemontree
Introduction
keywords: FPGA
This set of video tutorials is an original video tutorial by ALINX based on Xilinx Zynq UltraScale+ MPSoC series FPGA. The content includes five parts: bare metal development, Linux basic development, Linux driver development, Vitis HLS development, and Vitis AI development. It details the development content of each part of the MPSoc series FPGA chip. The video is based on the FPGA development board independently designed by ALINX. It combines theory with practice so that everyone can fully understand the development ideas. At the same time, it is close to the project and demonstrates mainstream technologies, such as the application of artificial intelligence AI, vehicle recognition, pedestrian detection, PCB defect detection, construction site safety helmet detection, flame detection, office target recognition, thermal imaging ADAS vehicle detection, concrete defect detection, etc., giving full play to the flexibility, high performance, low latency, high reliability and other characteristics of the MPSoc series FPGA chips.
Unfold ↓

You Might Like

Recommended Posts

Learning Bluetooth nrf51822 4.0 technical communication
Qingyun Bluetooth 4.0 group. Friends who are learning nrf51822 come in to communicate and establish a communication group, group number: 346518370, welcome to join the discussion
vvv9876 RF/Wirelessly
EEWORLD University ---- Internet of Things: The role of software
Internet of Things: The role of software : https://training.eeworld.com.cn/course/82Atmel provides a complete software development tool framework, allowing IoT creators to start designing applications
dongcuipin Talking
Problems with connecting modules in Verilog
The code is as follows: Why is there an exclamation mark before rst_n? Is it written wrong? This is the example from the lattice official website. If you see it, please reply. Thank you input rst_n; E
刘成云 FPGA/CPLD
Introduce DSP/BIOS hardware interrupt management
When developing applications using the DSP/BIOS kernel, users cannot modify the location of the interrupt vector table at will. The interrupt vector table will be determined by the MEM module in the D
Aguilera DSP and ARM Processors
The size of the parameter void* buff in the f_read function in fatfs, /* [OUT] Buffer to store read data */
What I need to read is a txt file. This file has 345600 lines, and each line is a three-digit decimal. It seems that the maximum value stored in buff cannot exceed 512*128. Now, for example, I need to
cdcc0606 stm32/stm8
MTK LCD driver initialization
Can any expert tell me what the following driver initialization code does? void LCD_Init_S6B33BF(kal_uint32 bkground, void **buf_addr) { volatile kal_uint32 i; kal_uint16 background = (kal_uint16)bkgr
cool8008 Embedded System

Recommended Content

可能感兴趣器件

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号