• You can log in to your eeworld account to continue watching:
  • Parasitic capacitance of interconnect lines
  • Login
  • Duration:7 minutes and 28 seconds
  • Date:2020/01/04
  • Uploader:Lemontree
Introduction
"Digital Large Scale Integrated Circuit" is a basic course for graduate students in microelectronics that teaches the basic theory and knowledge of digital large scale integrated circuits. It is not only a core course for students majoring in microelectronics, but also a basic course for students majoring in power supply to learn digital integrated circuit design. The course focuses on nanometer and deep submicron CMOS process conditions, digital circuit principles and design techniques at the system level integration level, including the characteristics and models of devices and interconnect lines, key indicators and optimization methods of digital VLSI, and common logic Type, basic functional units, working principles and design methods of important on-chip subsystems (clock, power network), etc. By studying this course, you can understand how to use MOS tubes to implement complex digital chips, what are the differences between real digital integrated circuits and ideal digital circuits, and the speed, power consumption, robustness, cost, etc. of the chip. What factors are related to the characteristics and how to optimize them.
Unfold ↓

You Might Like

Recommended Posts

Please help opening a schematic file
I have a CC3200 schematic file that needs to be opened, but it is in BRD format. To import it into AD, I need to install Cadence Allegro. However, I have found several versions (16.2, 16.5) and instal
hf274877213 PCB Design
[Project source code] [Modelsim FAQ] Port 'xxxx' not found in the connected module
This article and design code were written by FPGA enthusiast Xiao Meige. Without the author's permission, this article is only allowed to be copied and reproduced on online forums, and the original au
小梅哥 Altera SoC
An error in the CC3200 Out of Box Application example
When I first saw the temperature in the Out of Box example, I wondered if the temperature sensor was broken. Then I thought that the temperature unit might be Fahrenheit. For people who are used to us
littleshrimp RF/Wirelessly
crc16 source code sharing
// Copyright 2007 Altera Corporation. All rights reserved. // Altera products are protected under numerous U.S. and foreign patents, // maskwork rights, copyrights and other intellectual property laws
eeleader FPGA/CPLD
[FPGA Design Problem] Three signal edges in the sensitivity list in Verilog
Data is sent when the rising edge of clock clk and signal A is high at the same time, but signal A has a fixed cycle (maintaining the high of 8 clocks), but when the rising edge of clock clk happens,
eeleader FPGA/CPLD
Newbie's question: What's wrong with the Baudrate calculation of my P89V51RD2?
Crystal: 32MHz Use timer2 as Baudrate Set TMOD = 0x21; // Use mode3 According to the formula Baud rate = fosc / (16 × (65536(RCAP2H, RCAP2L))) ---------------------------------------------------------
liluo44 51mcu

Recommended Content

可能感兴趣器件

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号