Training

Location:Training / Hot Applications / Wireless Communication / Electromagnetic fields and electromagnetic waves / 54

You can log in to your eeworld account to continue watching：
54
Login

Duration：19 minutes and 20 seconds
Date：2019/03/20

Uploader：抛砖引玉

Introduction

keywords： Electromagnetic fields Electromagnetism

Electromagnetic fields and electromagnetic waves at Peking University. This video is lectured by Gong Zhonglin and is a national quality course.

You Might Like

Recommended Posts

Calling several functional functions (including adc, uart, timer): #include "msp430g2553.h" #include "UART.h" void main(void) { WDTCTL = WDTPW + WDTHOLD; // Stop watchdog timer TIMER_Initial(); UART_Initial(); ADC10_Single_Initial(); } #ifndef UART_H_ #define UART_H_; denglisong149 Microcontroller MCU

How to solve the problem of howling in pt4115 circuit: The whistling sound of China Resources Silwei's PT4115 still cannot be solved. I use an MCU to control the DIM pin of PT4115. It is dimmable. When it is 100% bright, there is no whistling sound. When; walt668 Analog electronics

STM32 F767 Nucleo-144 price reduction of 2 yuan per day, valid for 2 weeks: [i=s] This post was last edited by strong161 on 2017-6-9 22:02 [/i] [size=7][color=#ff0000]Limited to honest transactions [/color][/size][size=4] Selling a STM32 F767 Nucleo144 [color=#404040][font=Ta; strong161 Buy&Sell

STEVAL-BLUEMIC-1 cannot be used with earlier BlueMS versions: Recently, when I was using the ST BlueNRG-1 BlueVoice board: STEVAL-BLUEMIC-1, I found that after the Android APP BlueMS was connected to the board, the interface was blank: the information of the MEM; melau ST - Low Power RF

[Atmel SAM R21 Creative Competition Weekly Plan] + Solve ZAppSINP compilation error: [Atmel SAM R21 Creative Competition Weekly Plan] + ZAppSINP compilation error, DEMO compilation errorModify the path to BitCloud_SAMR21_3_1_0\Applications\ZAppSINP\linkerScr inside atSAMR21G18A_FLASH.; 蓝雨夜 Microchip MCU

【Signal Processing】FPGA Implementation of Cascaded Signal Processors: FPGA implementation of cascaded signal processors requires a look at the Abstract: In modern communication systems, digitization has become an inevitable trend of development, and digital signal proce; cillyfly FPGA/CPLD

Recommended Content

Hot VideosMore

Hot ArticlesMore

Circuit

可能感兴趣器件

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews

Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函

京公网安备 11010802033920号