Training

Location:Training / Tools/EDA / Proteus from beginner to proficient / proteus beginner to proficient 20

You can log in to your eeworld account to continue watching：
proteus beginner to proficient 20
Login

Duration：1 hours and 1 minutes and 51 seconds
Date：2018/06/28

Uploader：老白菜

Introduction

keywords： Proteus

Proteus not only has the simulation functions of other EDA tool software, but can also simulate microcontrollers and peripheral devices. It is currently the best tool for simulating microcontrollers and peripheral devices. From schematic layout and code debugging to co-simulation of the microcontroller and peripheral circuits, switching to PCB design with one click truly realizes a complete design from concept to product.

You Might Like

Recommended Posts

Do you understand Geely Group's new logo?: [color=#333333][font=Tahoma, Helvetica, SimSun, sans-serif][size=14px][font="]On the eve of the auto show on April 18th[/font][/size][/font][/color][font=rgb(51, 51, 51)][font=Tahoma, Helvetica, SimSu; 什么鬼魅 Automotive Electronics

I'm wondering if anyone has used a similar switch?: [i=s]This post was last edited by Alex1126 on 2020-3-8 11:13[/i]Now there is a demand: the equipment is powered by 9-32V DC, and the equipment is small and there is no space to install a switch. I wan; Alex1126 Integrated technical exchanges

Currently bidding: Zhou Ligong TinyM0 September 14th 12:00-September 15th 11:59: [size=4][color=#ff0000][b]Bidding dynamics: Starting price 1000 core coins[/b][/color][/size] [hr][size=4] This event is supported by [url=https://en.eeworld.com/bbs/thread-511067-1-1.html]EEWORLD Dev; okhxyyo Talking

【Signal Processing】Implementation and application of a radar general signal processing system: Abstract: In view of the respective advantages of FPGA and DSP, FPGA+DSP signal processing architecture has become a common structure of signal processing systems. However, the current processing plat; cillyfly FPGA/CPLD

Some issues of microblaze: Is there any tutorial for building a project? I built it according to the tutorial on the official website (I used ise13.1), but I was frustrated. The following problems I encountered: 1. Header file; 乱起东城 FPGA/CPLD

Analog multiplier (checked): [i=s] This post was last edited by Xin Xin on 2018-4-8 22:59 [/i] [b][color=#008000]I actually never picked up this thing later. [/color][/b] [color=#008000][b]But, there is no need to think about it.; 辛昕 Analog electronics

Recommended Content

Hot VideosMore

Hot ArticlesMore

Circuit

可能感兴趣器件

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews

Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函

京公网安备 11010802033920号