Training

Location:Training / Tools/EDA / Proteus from beginner to proficient / Proteus beginner to proficient 14

You can log in to your eeworld account to continue watching：
Proteus beginner to proficient 14
Login

Duration：41 minutes and 32 seconds
Date：2018/06/28

Uploader：老白菜

Introduction

keywords： Proteus

Proteus not only has the simulation functions of other EDA tool software, but can also simulate microcontrollers and peripheral devices. It is currently the best tool for simulating microcontrollers and peripheral devices. From schematic layout and code debugging to co-simulation of the microcontroller and peripheral circuits, switching to PCB design with one click truly realizes a complete design from concept to product.

You Might Like

Recommended Posts

How do I put a line through the text?: I added a line to some of the letters in the labels. I remember adding it before but I forgot. Baidu only showed me how to add it in Word. Thank you.; 大发明家 PCB Design

2018 new version of cube stm32f4 sd card bitmap dma method direct writing FSMC LCD (3): [i=s]This post was last edited by huo_hu on 2018-3-10 01:01[/i] [b][color=#5e7384]This content was originally created by EEWORLD forum user [size=3]huo_hu[/size]. If you want to reprint or use it for; huo_hu MCU

Kill TPS54340: The price of TPS54340 has risen from 3.5 to 15 yuan. Now 431 is used as the reference and loop, 5 BJTs are used for PWM+DRV, and NMOS is promoted. The replacement cost is 1.2 yuan. The efficiency is e; PowerAnts Power technology

The circuit for discharging the PFC output capacitor is shown in Figure 2.: I would like to ask how to calculate the resistance value and choose the model of the resistor? I only know that this should use the RC discharge curve to calculate the resistance value and power? I d; 西里古1992 Analog electronics

Basic syntax of Verilog HDL: Verilog HDL is a language used for digital logic circuit design. The circuit design described by Verilog HDL is the Verilog HDL model of the circuit. Verilog HDL is both a behavioral description langu; 小柳叶 FPGA/CPLD

Dual Transformation: The transformation from a logical function to its dual function is called dual transformation. AND and OR, XOR and XOR are two dual operations, the original variable and the inverse variable are dual; fighting Analog electronics

Recommended Content

Hot VideosMore

Hot ArticlesMore

Circuit

可能感兴趣器件

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews

Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函

京公网安备 11010802033920号