• You can log in to your eeworld account to continue watching:
  • crystal oscillator
  • Login
  • Duration:6 minutes and 34 seconds
  • Date:2018/03/06
  • Uploader:老白菜
Introduction
keywords: circuit

Using 4 projects such as audio power amplifiers as a carrier, students will learn the analysis, production and testing of 20 classic unit circuits such as operational amplifier circuits. Through the study of 20 unit circuits such as operational amplifier circuits , master the basic structure, testing and application of diodes, transistors, resistors, capacitors and other components; master rectification, filtering, voltage stabilizing circuits, common emitter and common collector amplifier circuits, Analyze and apply methods for signal processing circuits such as operational amplifier circuits; master analysis and design methods for digital logic circuits such as counters, decoders, and oscillators. The teaching process is demonstrated using the simulation software Multisim, with virtual simulation training first and then physical circuit testing. Unit circuit learning process: functional qualitative analysis → parameter quantitative analysis → component analysis.




Unfold ↓

You Might Like

Recommended Posts

Have you ever come into contact with intrinsically safe power supply design? Is there a 2A24V power supply solution?
RT, has anyone ever come into contact with the design of intrinsically safe power switches? Is there any solution for the design of a 2A, 24V output power supply? Please share with me.
哼哼哈嘿丨墨染 Power technology
TMS320F28335 generates SPWM
/* * main.c */ #include "DSP2833x_Project.h" void InitEPwm1Example(void); void Gpio_Setup(void); interrupt void epwm1_isr(void); int N=60; float M=0.8; int i; float sina[30]={0.0000, 0.1081, 0.2150, 0
fish001 Microcontroller MCU
Please teach me a Verilog program!
dram dram = dram.clk_in(clk_10mb),.clk_out(clk_out)); half_clk b(.clk_in(clk_10mb),.clk_out(clk_out)); dram = dram.clk_in(clk_10mb),.clk_out(clk_out)); dram = dram.clk_out(clk_10mb),.clk_out(clk_out))
lingfeng Embedded System
Question: STM's 16 high current drivers
Question: For the 16 high-current high-level drive optocouplers of STM, should they be connected in series with a resistor or a pull-up resistor?Another question: When using a timer, can the port corr
maxipeiz stm32/stm8
Periodic feedback pure digital phase-locked loop based on actel fpga
[i=s]This post was last edited by teleagle on 2018-10-8 22:19[/i] [b][color=#000000] [/color][/b][color=#000000]A periodic feedback pure digital phase-locked loop based on actel FPGA: [/color][color=#
teleagle FPGA/CPLD
Looking for development tools for Mac OS X
As title
zhaoqibin ST MEMS Sensor Creative Design Competition

Recommended Content

可能感兴趣器件

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号