• You can log in to your eeworld account to continue watching:
  • Demonstration of advanced intelligent image recognition solution (recognizing birthday date)
  • Login
  • Duration:1 minutes and 7 seconds
  • Date:2015/05/20
  • Uploader:chenyy
Introduction
keywords: FPGA SoC Xilinx Zynq

The Zynq series is the industry's first scalable processing platform launched by Xilinx, designed to provide the required processing and computing performance levels for high-end embedded applications such as video surveillance, automotive driver assistance, and factory automation.

Cases include: Zynq-based visual industrial IoT, 500fps video application running on Zynq, Zynq MPSoC-based debugger and tracker, DAVE embedded system matrix multiplication HLS IP, Xylon face detection demonstration, iVeia company demonstration Canny edge Detection IP, ADI DDS HLS IP, Zynq-based advanced driver assistance system (ADAS), Xilinx solution demonstration at the SPS Driver conference, Zynq SoC-based 3rd-order TNPC, high-speed image processing and object safety recognition, FPGA-based CPS demonstration Xilinx solutions, plug-and-play computer vision solutions, Zynq-based low-risk soft-defined application development, Airbus smart tool demonstrations, Zynq-based cloud experience and Zynq-based personal identity recognition systems were demonstrated at the conference.

Unfold ↓

You Might Like

Recommended Posts

Share "C Traps and Flaws"
[font=Tahoma, Helvetica, SimSun, sans-serif]Abstract[/font] [font=Tahoma, Helvetica, SimSun, sans-serif]The author based his thesis published in 1985 at Bell Labs on this classic book, which is of gre
Hugo801122 Programming Basics
The TMS320F28377S LaunchPad Club has been established. Let us witness the charm of its high performance together!
[size=5][color=#ff0000]The QQ group number of TMS320F28377S LaunchPad Club is: 173881272. Let's learn and play with it together. [/color][/size][size=5] [/size] [size=3]For those who already have TMS3
EEWORLD社区 Microcontroller MCU
Python Notes for Professionals book
Free eBook Python Notes for Professionals bookhttps://download.eeworld.com.cn/detail/dcexpert/624785
dcexpert Download Centre
Design of low voltage SRAM unit circuit based on 28nm process
Based on the analysis of the working principle of traditional SRAM memory cells, the static noise margin is measured by using VTC butterfly curve, word line voltage drive, bit line voltage drive and N
是酒窝啊 FPGA/CPLD
DSP floating point data fixed point processing Q format (Q15)
[align=left][font=Arial, Helvetica, sans-serif, 脣脦脤氓][color=#333333]许多DSP都是定点DSP,处理定点数据会相当快,但是处理浮点数据就会非常慢。可以利用Q格式进行浮点数据到定点的转化,节约CPU时间。实际应用中,浮点运算大都时候都是既有整数部分,也有小数部分的。所以要选择一个适当的定标格式才能更好的处理运算。[/color][/f
pope DSP and ARM Processors
~\(≧▽≦)/~A new board just arrived today, you know~
There is no engineer who doesn't want a board~~Houhou, there are quite a lot of new boards recently~~ Another new board arrived today~~You know~Let me first unbox and show you~Board in hand~ Qinheng i
okhxyyo Domestic Chip Exchange

Recommended Content

可能感兴趣器件

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号