logo Training

How to build a simple and efficient isolated power supply below 2W

Total of 1 lesson ,5 minutes and 40 seconds
Profile

Asynchronous flyback topology is widely used in isolated power supplies, ranging from power levels below 1W to tens of W. As more “green mode” standards continue to emerge around the world, the requirements to improve light-load efficiency and reduce no-load input standby current are more stringent than ever. Unfortunately, traditional isolated power supplies using optocouplers are no longer able to achieve the required performance.
The new LT®8300 uses only 5 external components (input capacitor, output capacitor, transformer, feedback resistor and output diode) to build a 5V/300mA low IQ isolated power supply with 36V to 72V input. The simple LT8300 solution offers no compromise in performance, achieving 85% peak efficiency, less than 250µA no-load input standby current, ±1% output load and voltage regulation, and less than 50mV peak-to-peak output voltage ripple. wave, as well as good transient and startup performance. Watch the video to learn more.

You Might Like

Recommended Posts

[IMX6UL Development FAQ] How to tailor kernel make menuconfig and how to add new devices?
i.MX6UL/i.MX6ULL Development FAQ Based on Mir Electronics i.MX6UL/i.MX6ULL products 2.2 How to tailor kernel make menuconfig and add new devices?Answer: The following describes how to configure the ke
blingbling111 ARM Technology
SA57022-XX 500mA LDO.rar
SA57022-XX 500mA LDo is a chip rarely seen abroad
rain PCB Design
How to detect capacitors with a multimeter
[align=left] 1. Fault characteristics of fine-tuning capacitors and variable capacitors: [/align] (1) The main problem with fine-tuning capacitors made of ceramic dielectric and fine-tuning capacitors
一世轮回 Test/Measurement
Is there no follow-up news about this competition of Maxim?
I haven't seen any updates to the forum since it ended.
WZH70246 MAX32630FTHR Design Competition
Synchronous fifo read and write enable problem
As shown in the picture, my write fifo is written one by one intermittently, and the write enable high level is a global_clk. Can the FIFO_clk be inverted? (The picture was downloaded from the Interne
平漂流 FPGA/CPLD
If the mobile phone signal strength is -90dbm (medium strength), the conversion success rate = 10^-6mw (is the calculation correct?)
If the mobile phone signal strength is -90dbm (medium strength), the conversion success rate = 10^-6mw (is the calculation correct?) Is the signal received by the mobile phone so small? Only 1uW
QWE4562009 Integrated technical exchanges
Recommended Content
Web users are watching Change

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号