logo Training

Mechanics in Electronic Packaging

Total of 25 lessons ,8 hours and 19 minutes and 21 seconds
Profile

Modeling, simulation and cutting mechanics analysis in precision machining (Lecturer: Professor Cheng Kai)
Mechanical issues in electronic packaging (Lecturer: Professor Liu Sheng)
Surface and interface physical mechanics in nano-micro systems - experiments, cross-scale Simulation and theoretical modeling (Lecturer: Researcher Zhao Yapu)
Basic theories and methods of optimal design of advanced lightweight structures (Lecturer: Professor Zhang Weihong)
From "forming" processing to surface integrity and fatigue-resistant manufacturing (Lecturer: Professor Zhang Dinghua)
Micro Scale plastic mechanics and cross-scale correlation (Lecturer: Professor Li Zhenhuan)

Chapters
Unfold

You Might Like

Recommended Posts

ADC_DAC Basics
ADC_DAC Basics
雷北城 EE_FPGA Learning Park
[Help] How should I set the pull-up or pull-down resistor for ZYNQ's MIO?
In vivado, the PullType of MIO20 is pull-up. I want to remove the pull-up or change it to pull-down, but these parameters cannot be modified. I also did not find the function to set the pull-up or pul
littleshrimp FPGA/CPLD
Show off the development board of ON Semiconductor's Internet of Things Innovation Design Competition!
This is truly the strongest lineup of competition development boards I have ever seen!If you want to improve your full-stack IoT design skills, don’t miss it!Click here to view the event details and s
soso onsemi and Avnet IoT Innovation Design Competition
How to use Labview to perform secondary development on Ginkgo 2
[size=4][font=Tahoma, Helvetica, SimSun, sans-serif]Foreword:[/font][/size] [font=Tahoma, Helvetica, SimSun, sans-serif][size=14px]Ginkgo 2 supports the development of multiple language platforms, cur
viewtool Integrated technical exchanges
Looking forward to the review of the Yatli series~
As title
sparks- Domestic Chip Exchange
Common problems and solutions in CCS compilation
1. warning: creating .stack section with default size of 400 (hex) words.This is because there is no set value for -stack in Project---Build Option---Linker. 2. warning: creating .sysmem section with
Jacktang Microcontroller MCU
Recommended Content
Web users are watching Change

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京B2-20211791 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号