s3c2440 nandflash initialization

Publisher:GoldenSunriseLatest update time:2024-07-22 Source: cnblogsKeywords:s3c2440  nandflash Reading articles on mobile phones Scan QR code
Read articles on your mobile phone anytime, anywhere

1. What is nand flash?

FLASH Flash Memory The English name of Flash Memory is "Flash Memory", generally referred to as "Flash". It is a type of memory device and a non-volatile memory.

NOR and NAND are the two main non-volatile flash memory technologies on the market today. Intel first developed NOR flash technology in 1988, which completely changed the situation that was previously dominated by EPROM and EEPROM. Then, in 1989, Toshiba released the NAND flash structure, which emphasized lower cost per bit, higher performance, and easy upgrade through interfaces like disks.

Flash memory is non-volatile memory that can be erased and reprogrammed in blocks of memory cells called blocks. Any write operation to any flash device can only be performed in empty or erased cells, so in most cases, an erase operation must be performed before a write operation. NAND devices are very simple to perform erase operations, while NOR requires that all bits in the target block be written to 0 before an erase operation can be performed.

Since NOR devices are erased in blocks of 64 to 128KB, it takes 5 seconds to perform a write/erase operation. In contrast, NAND devices are erased in blocks of 8 to 32KB, and the same operation takes only 4ms at most. The difference in block size when performing erase further widens the performance gap between NOR and NAND.

2. What is the difference between NAND and NOR flash?

● The read speed of NOR is slightly faster than that of NAND.

● The write speed of NAND is much faster than that of NOR.

● The erase speed of NAND is much faster than that of NOR.

● NAND's erase unit is smaller and the corresponding erase circuit is simpler.

● The actual application of NAND is much more complicated than that of NOR.

● NOR can be used directly and the code can be run directly on it, while NAND requires an I/O interface and therefore requires a driver when used.


The above picture is the pin diagram of nandflash (K9F2G08U0C). image

The I/O bit data input and output pins also serve as address pins and command pins.

CLE: Command latch pin, high level is valid.

ALE: Address latch pin, high level is valid.

Note: When CLE and ALE are both low, data is transmitted through I/OC

nWE: Write signal, low level is valid.

nRE: Read signal, high level is valid.

nCE: Chip select signal, low level is valid.

Keywords:s3c2440  nandflash Reference address:s3c2440 nandflash initialization

Previous article:S3C2440 startup method
Next article:Boa Web server transplanted on PC and S3C2440 development board

Recommended ReadingLatest update time:2024-11-16 13:55

Let's learn mini2440 bare metal development (Part 4) -- S3C2440 timer learning
Overview of S3C2440 Timer Principle The s3c2440 has five 16-bit timers, timers 0, 1, 2, and 3 have pulse width modulation (PWM) functions, so these four timers are also called PWM timers. Timer 4 is an internal timer with no external output pins. The clock source of the timer is PCLK. The frequency required for t
[Microcontroller]
Let's learn mini2440 bare metal development (Part 4) -- S3C2440 timer learning
S3C2440-Clock Calculation
S3C2440 has two PLLs (phase locked loops), one is MPLL and the other is UPLL. MPLL is used for CPU and other peripheral devices, and UPLL is used for USB. The clock control logic in the S3C2440A can generate the necessary clock signals, including the FCLK of the CPU, the HCLK of the AHB bus peripherals, and the PCLK
[Microcontroller]
s3c2440 bare metal - abnormal interrupt 3 - swi soft interrupt
swi (soft interrupt) We know that arm has 7 working modes, except for the usr mode, the other 6 are privileged modes. We know that the usr mode cannot modify CPSR to directly enter other privileged modes, but Linux applications generally run in the usr mode. Since the usr mode has very low permissions and canno
[Microcontroller]
If there is a problem with the serial port driver of S3C2440, how to adjust it (Part 22)
Many people asked me why I didn't record the serial port driver? In fact, the serial port bare board is very simple, but the serial port driver is still quite complicated; In addition, basically all chips have serial port drivers in their kernel source code. So I think for the serial port, we only need to know APP pro
[Microcontroller]
If there is a problem with the serial port driver of S3C2440, how to adjust it (Part 22)
S3C2440 USB bus driver analysis (XVIII)
As shown in the figure below, taking Windows as an example, if we plug in a USB without a USB device driver, you will be prompted to install the driver 1 Why does a prompt message appear as soon as the device is plugged in? This is because Windows comes with a USB bus driver. 2 The USB bus driver is responsible
[Microcontroller]
S3C2440 USB bus driver analysis (XVIII)
Writing the S3C2440 block device driver to simulate a hard disk using memory (Twenty-one)
Refer to the kernel's built-in block device driver: drivers/block/xd.c drivers/block/z2ram.c 1. The structures required in this section are as follows: 1.1 gendisk disk structure: struct gendisk { int major; //Device major number, equal to major in register_blkdev() function int first_minor; //The starting
[Microcontroller]
Writing the S3C2440 block device driver to simulate a hard disk using memory (Twenty-one)
Based on S3C2440 digital photo frame
【Reference】Wei Dongshan's teaching notes 1. Program framework 1.1 Touch screen: main press thread, sent to display process through socket --------------------------- Package event: ts thread key thread --------------------------- Operating system The encapsulated data includes:
[Microcontroller]
LTC2207 acquisition application under S3C2440 and EP3C25 control
The core device of the data acquisition system in this design is the A/D conversion chip LTC2207 from Linear Technology. This paper studies the acquisition application of DC data and sinusoidal signals under the control of the ARM core S3C2440 chip and FPGA, and conducts relevant simulation verification. 1 Introduc
[Analog Electronics]
LTC2207 acquisition application under S3C2440 and EP3C25 control
Latest Microcontroller Articles
  • Download from the Internet--ARM Getting Started Notes
    A brief introduction: From today on, the ARM notebook of the rookie is open, and it can be regarded as a place to store these notes. Why publish it? Maybe you are interested in it. In fact, the reason for these notes is ...
  • Learn ARM development(22)
    Turning off and on interrupts Interrupts are an efficient dialogue mechanism, but sometimes you don't want to interrupt the program while it is running. For example, when you are printing something, the program suddenly interrupts and another ...
  • Learn ARM development(21)
    First, declare the task pointer, because it will be used later. Task pointer volatile TASK_TCB* volatile g_pCurrentTask = NULL;volatile TASK_TCB* vol ...
  • Learn ARM development(20)
    With the previous Tick interrupt, the basic task switching conditions are ready. However, this "easterly" is also difficult to understand. Only through continuous practice can we understand it. ...
  • Learn ARM development(19)
    After many days of hard work, I finally got the interrupt working. But in order to allow RTOS to use timer interrupts, what kind of interrupts can be implemented in S3C44B0? There are two methods in S3C44B0. ...
  • Learn ARM development(14)
  • Learn ARM development(15)
  • Learn ARM development(16)
  • Learn ARM development(17)
Change More Related Popular Components

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号