External pin diagram and internal block diagram of S3C2410 LCD controller

Publisher:巳午未Latest update time:2022-12-26 Source: elecfansKeywords:S3C2410 Reading articles on mobile phones Scan QR code
Read articles on your mobile phone anytime, anywhere

S3C2410 pin
S3C2410 LCD controller is used to transmit video data and generate necessary control signals, such as VFRAME, VLINE, VCLK, VM, etc. In addition to control signals, S3C2410 also has a port VD[23 z O] for outputting video data, as shown in Figure 1. The pins to be used are described as follows: VCLK——pixel clock signal; VD[23:O]——LCD pixel output port; VM/VDEN/TP—LCD driver AC bias signal (STN)/data enable Signal (TFT)/SEC TFT source driver data loading pulse signal.

Figure 1 External pin diagram of S3C2410 LCD controller


The LCD controller consists of REGBANK, LCDCDMA, VIDPRCS, TIMEGEN and LPC3600 (see Figure 2).
REGBANK has 17 programmable register groups and 256×16 palette memory for setting the LCD controller. LCDCDMA is a dedicated DMA that automatically transfers video data from the frame memory to the LCD controller. With this special DMA, the video data can be displayed on the screen without CPU intervention. VIDPRCS accepts the video data from LCDCDMA and sends it to the LCD driver via VDF23:O] after changing it to the appropriate data format, such as 4/8 single scan or 4 double scan display mode. TIMEGEN consists of programmable logic to support different requirements for interface timing and speed of different LCD drivers. TIMEGEN generates VFRAME, VLINE, VCLK, VM signals, etc.

The data flow is described as follows: FIFO memory is located in LCDCDMA. When the FIFO is empty or partially empty, LCDCDMA requires data to be fetched from the frame memory based on the burst transfer mode and stored in the image data to be displayed. This frame memory is a buffer opened in RAM by the LCD controller. When this transfer request is received by the bus arbiter in the memory controller, 4 words will be successfully transferred from the system memory to the internal FIFO. The total size of FIFO is 28 words, of which the low-order FIFOL is 12 words and the high-order FIFOH is 16 words. S3C241O has two FIFOs to support dual scan display mode. In single scan mode, only one FIFO (FIFOH) is used.


Keywords:S3C2410 Reference address:External pin diagram and internal block diagram of S3C2410 LCD controller

Previous article:WAVE audio file playback based on S3C44B0X
Next article:Regarding μClinux transplantation issues on ARM7 S3C4510B

Recommended ReadingLatest update time:2024-11-23 11:00

Design of GPRS System Based on Embedded System
  An embedded system is a combination of computer hardware and software with specific functions or purposes, or a special computer system that is installed in another device and controls the device. The biggest feature of an embedded system is that it is purposeful and targeted, that is, the development of each embedd
[Microcontroller]
Design of GPRS System Based on Embedded System
U-Boot transplantation for embedded systems based on S3C2410A
0 Preface ARM embedded processors have been widely used in consumer electronics, wireless communications, network communications, industrial control and other fields. Among them, ARM9 chips occupy an important market in handheld devices with their low price, low power consumption and high performance. In embedded oper
[Microcontroller]
U-Boot transplantation for embedded systems based on S3C2410A
Interrupt-timer0
Use timer0 interrupt to flash the LED Heat. c /*  * init.c: do some initialization  */    #include "s3c24xx.h"   void disable_watch_dog(void); void clock_init(void); void memsetup(void); void copy_steppingstone_to_sdram(void); void init_led(void); void timer0_init(void); void init_irq(void); void delay(int n) { int
[Microcontroller]
Implementation of Embedded Nucleus PLUS Porting on S3C2410A
introduction Nucleus PLUS is an operating system kernel designed by ATI Corporation of the United States for embedded system applications with high real-time requirements. About 95% of the Nucleus PLUS code is written in ANSI C language, so it is very easy to transplant and can support most types of microproces
[Microcontroller]
Implementation of Embedded Nucleus PLUS Porting on S3C2410A
S3C2410 interrupt jump process
Interrupts work like this:  Interrupt is an exception mode. Once an interrupt occurs, the currently executing program will be stopped, and the PC pointer will jump to the address of the exception vector. The exception address usually contains the address of the interrupt service subroutine, so the PC pointer will ju
[Microcontroller]
Detailed explanation of S3C2410 interrupt
The initial code is familiar to everyone, the most basic interrupt jump b ResetHandler b HandlerUndef ;handler for Undefined mode  b HandlerSWI ;handler for SWI interrupt  b HandlerPabort ;handler for PAbort  b HandlerDabort ;handler for DAbort  b . ;reserved  b HandlerIRQ ;handler for IRQ interrupt   b Handle
[Microcontroller]
Latest Microcontroller Articles
Change More Related Popular Components

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号