Why does ARM have such low power consumption?

Publisher:阳关三迭Latest update time:2016-03-31 Source: eefocusKeywords:ARM Reading articles on mobile phones Scan QR code
Read articles on your mobile phone anytime, anywhere
The reason why ARM has low power consumption is that its out-of-order execution capability is not as good as X86. In other words, when a user is using a computer, his operations are random and unpredictable, which makes the instructions unpredictable. In order to enhance the processing capability in this situation, X86 has strengthened the execution of out-of-order instructions and enhanced the multi-threading capability of a single core. The disadvantage of this is that it is impossible to effectively shut down and restore the processor sub-modules, because once shut down, the recovery is very slow. In order to maintain high performance, most modules have to be kept turned on and the clock must be switched at a high speed. The direct consequence is high power consumption. ARM's RISC instruction optimization is strong in determining the order of execution, and relies on multi-core rather than single-core multi-threading to execute, which makes it easy to keep sub-modules and clock signals closed, which is obviously more power-saving. In addition, in the operating system

At the same time, many threads are usually opened on personal computers. Mobile platforms usually only keep necessary threads. This further widens the power consumption gap. Of course, if X86 is used on mobile platforms, it will definitely save power because of fewer threads. Now INTEL's ATOM is specially optimized for these features, which can reduce the processing power of out-of-order execution and multi-threading to a certain extent, and can also achieve a TDP of 1W and a power consumption level of 250mV in daily work. In addition, 1. CISC and RISC must be RISC in terms of efficiency. In fact, the current INTEL and AMD processors themselves also use a RISC-like core plus a CISC interpreter structure. 2. The latest quad-core ARM Cortex A15 is actually not a quad-core, but two A15 cores plus two low-power M5 cores. If it is a pure A15 core, the performance is estimated to be about 18,000 DMIPS, while INTEL's CORE 2 DUO E6600 dual-core can reach more than 29,000 DMIPS at 2.4Ghz, which is close to the A15 standard operating frequency of 2.5Ghz. 3. You cannot develop IOS programs on Windows. The main reason is that there is no Windows version of the development software, and the compilation is not possible. You must rely on LINUX. As for ANDROID, there is an SDK for development, but the source code cannot be compiled. 4. There is currently no completely identical software for the two. X86 does not need to be ported to ARM. If ARM ports X86 software, an interpreter is required, so the size is larger.

Keywords:ARM Reference address:Why does ARM have such low power consumption?

Previous article:ARM pseudo-instruction explanation
Next article:How to write interrupt program in STM32+IAR+uC/OS environment

Recommended ReadingLatest update time:2024-11-16 13:45

ARM common shift instructions
        LSL: Logical Left Shift LSR: Logical Right Shift ASR: Logical Right Shift ROR: Rotate Right RRX: Rotate Right with Extend There is no ASL (arithmetic left shift) because ASL has the same effect as LSL. There is no ROL (rotate left shift), because a circular left shift of n bits can be achieved by a circular ri
[Microcontroller]
ARM common shift instructions
Software interrupts in ARM
Working principle of interrupt and working mode of interrupt controller in ARM 1. First, several working modes of interrupt controller in ARM core are introduced: 1.   Fast interrupt is designed to support data transmission or fast data channel, and to process fast interrupt quickly. ① Fast interrupt is set to
[Microcontroller]
In order to acquire Arm, Nvidia proposed a new plan
While regulators typically try to prevent mergers between competing companies, they are now also paying close attention to vertical integration between competing companies. The latest case is how the Federal Trade Commission will handle chipmaker Nvidia's controversial acquisition of Arm Holdings, a designer of chi
[Semiconductor design/manufacturing]
Research on ARM core exception and interrupt handling mechanism
1. ARM processor exceptions and their corresponding modes When an exception occurs, the ARM processor always switches to ARM state (not Thumb state). The Thumb instruction set does not contain some instructions required for exception handling, so ARM instructions must still be used when an exception interrupt o
[Microcontroller]
Research on ARM core exception and interrupt handling mechanism
ARM byte format
[Microcontroller]
ARM byte format
Azure ARM (4) Start creating an ARM Resource Group and a storage account
  OK, let's create an Azure Resource Group.   1. Let’s log in to Azure New Portal first. The address is: https://portal.azure.cn/   2. After logging in, we select the corresponding Azure subscription in the upper right corner of the user interface, as shown below:   We can also set the display language and other
[Microcontroller]
Azure ARM (4) Start creating an ARM Resource Group and a storage account
Renesas Electronics Launches New RA4 Entry-Level Product Group with Balanced Low Power Performance
Renesas Electronics Expands RA MCUs with New RA4 Entry-Level Product Group, Offering Exceptional Value through Balanced Low-Power Performance and Functional Integration The RA4E1 is the first entry-level product in the RA4 series. It is based on the Arm® Cortex®-M33 core and provides an optimized comb
[Embedded]
Renesas Electronics Launches New RA4 Entry-Level Product Group with Balanced Low Power Performance
arm-linux learning (1) lighting up the first LED program
1. Learn the Gpio schematic diagram Wiring diagram of LED and development board, Summarize: nled1—— GPF4 nled2—— GPF5 nled4——– GPF6 2. Register Two registers are used here, one is the port control register: GPACON-GPJCON, and the other is the port data register GPADAT-GPJDAT Here we can see that the address of
[Microcontroller]
arm-linux learning (1) lighting up the first LED program
Latest Microcontroller Articles
  • Download from the Internet--ARM Getting Started Notes
    A brief introduction: From today on, the ARM notebook of the rookie is open, and it can be regarded as a place to store these notes. Why publish it? Maybe you are interested in it. In fact, the reason for these notes is ...
  • Learn ARM development(22)
    Turning off and on interrupts Interrupts are an efficient dialogue mechanism, but sometimes you don't want to interrupt the program while it is running. For example, when you are printing something, the program suddenly interrupts and another ...
  • Learn ARM development(21)
    First, declare the task pointer, because it will be used later. Task pointer volatile TASK_TCB* volatile g_pCurrentTask = NULL;volatile TASK_TCB* vol ...
  • Learn ARM development(20)
    With the previous Tick interrupt, the basic task switching conditions are ready. However, this "easterly" is also difficult to understand. Only through continuous practice can we understand it. ...
  • Learn ARM development(19)
    After many days of hard work, I finally got the interrupt working. But in order to allow RTOS to use timer interrupts, what kind of interrupts can be implemented in S3C44B0? There are two methods in S3C44B0. ...
  • Learn ARM development(14)
  • Learn ARM development(15)
  • Learn ARM development(16)
  • Learn ARM development(17)
Change More Related Popular Components

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号