ARM common shift instructions-EEWORLD

Collect

ARM common shift instructions - lhs23 - Tian's blog LSL: Logical Left Shift

LSR: Logical Right Shift

ASR: Logical Right Shift

ROR: Rotate Right

RRX: Rotate Right with Extend

There is no ASL (arithmetic left shift) because ASL has the same effect as LSL.

There is no ROL (rotate left shift), because a circular left shift of n bits can be achieved by a circular right shift of 32-n bits.

There is no circular left shift with carry, because a circular left shift of n bits with carry can be achieved by a circular right shift of 33-n bits.

Keywords：ARM Reference address：ARM common shift instructions

Previous article：S3C2410 Watchdog
Next article：s3c2410 __attribute__ ((interrupt ("IRQ")))

Recommended ReadingLatest update time:2024-11-16 12:51

ARM NEON Programming Series 2 - Basic Instruction Set

Preface This series of blog posts is used to introduce the NEON instruction optimization under ARM CPU. Blog post github address: github Related code github address: github NEON instruction set Most mainstream compilers that support ARM CPU as target platform support NEON instructions. You can use NEON by embedding

[Microcontroller]

Systematic Study of ARM Part 1--Introduction to ARM

FS4412 is located in Cortex-A9 1, 3, 8, 7: 1. 3 states of ARM processor The ARM processor is running that instruction and is in that state. (1) ARM state --- running ARM instructions (2) Thumber state --- Thumber instructions (3) Java status --- Java bytecode 2. ARM has 8 basic

[Microcontroller]

Things to note when doing ARM bare metal C and programming

After setting the chip type and defining the macros of the chip registers, the next step is to follow the standard programming of C. The idea is correct, but ARM programming is different from the 8051 that everyone learned before. Previously in KeilC51, after building the project, Keil would prompt whether to add

[Microcontroller]

Things to note when doing ARM bare metal C and programming

A brief analysis of the Arm Linux operating system calling process

The soft interrupt definition of the linux2.4.19 kernel system call corresponding to the At91rm9200 processor is as follows: #if defined(__thumb__) //thumb mode #define __syscall(name)/ "push {r7}/n/t" / "mov r7, #" __sys1(__NR_##name) "/n/t" / "swi 0/n/t" / " pop {r7}" #else //arm mode #defin

[Microcontroller]

Interpretation of the Ethernet interface circuit of the ARM7 core microcontroller LPC2148

　　The embedded main control module uses the microcontroller LPC2148 based on the ARM7TDMI-S core, which has a very high degree of integration. It has 40kB of on-chip static RAM and 512kB of on-chip Flash memory, and integrates ADC, DAC converter, watchdog, real-time clock RTC, 2 UARTs, 2 I2Cs, SPI and other bus interf

[Microcontroller]

ARM9 Registers

CPSR register (program status): T flag: 1: THUMB state (instructions are 16-bit half-aligned) 0: ARM state (instructions are 32-bit aligned) I, F: interrupt mask bits, setting them to 1 can mask IRQ and FIQ interrupts accordingly M4-M0: Processor operating mode bits, can only work according to the followin

[Microcontroller]

Understanding MMU address translation in ARM

The role of MMU is to convert virtual addresses into physical addresses. The virtual address space of a 32-bit CPU reaches 4GB. 4096 descriptors are used in the first-level page table to represent this 4GB space. Each descriptor represents a 1M virtual address, which either stores the starting address of its correspond

[Microcontroller]

Run/debug arm linux with Qemu

I have used Qemu to run/debug arm linux several times, but I forgot about it after a while. I had to look up the information again every time, which wasted a lot of time. This time I made the whole process into a script and put it on github. You can just download it and run it, which is convenient for me and friends

[Microcontroller]

Popular Resources
Popular amplifiers