The CY8CPLC20 is an integrated powerline communication (PLC) chip with the powerline modem PHY and network protocol stack running on the same device. Apart from the PLC core, the CY8CPLC20 also offers Cypress's revolutionary PSoC technology that enables system designers to integrate multiple functions on the same chip. Powerlines
are
available everywhere in the world and are a widely available communication medium for PLC technology.
The pervasiveness of powerlines also makes it difficult to predict the characteristics and operation of PLC products. Because of the variable quality of powerlines around the world, implementing robust communication has been an engineering challenge for years. The Cypress PLC solution enables secure and reliable communications. Cypress PLC features that enable robust communication over powerlines include: ■
Integrated Powerline PHY modem with optimized filters and amplifiers to work with lossy high voltage and low voltage powerlines protocol. CY8CPLC20 main features: ■ Powerline communication solution ❐ Integrated powerline modem PHY ❐ Frequency shift keying modulation ❐ Configurable baud rates up to 2400 bps ❐ Powerline optimized network protocol ❐ Integrates data link, transport, and network layers ❐ Supports bidirectional half duplex communication ❐ 8-bit CRC error detection to minimize data loss ❐ I2C enabled powerline application layer ❐ Supports I2C frequencies of 50, 100, and 400 kHz ❐ Reference designs for 110 V/240 V AC and 12 V/24 V AC/DC Powerlines ❐ Reference designs comply with CENELEC EN 50065-1:2001 and FCC Part 15 ■ Powerful Harvard-architecture Processor ❐ M8C processor speeds to 24 MHz ❐ Two 8x8 multiply, 32-bit accumulate ■ Programm able system resources (PSoC® Blocks) ❐ 12 Rail-to-Rail Analog PSoC Blocks provide: • Up to 14-bit ADCs
• Up to 9-bit DACs
• Programmable gain amplifiers
• Programmable filters and comparators
❐ 16 Digital PSoC Blocks provide:
• 8 to 32-bit Timers, Counters, and PWMs
• CRC and PRS Modules
• Up to four full duplex UARTs
• Multiple SPI™ masters or slaves
• Connectable to all GPIO Pins
❐ Complex peripherals by combining blocks
■ Flexible on-chip memory
❐ 32 KB flash program storage 50,000 erase or write cycles
❐ 2 KB SRAM data storage
❐ EEPROM emulation in flash
■ Programmable pin configurations
❐ 25 mA sink, 10 mA source on all GPIOs
❐ Pull-up, Pull-down, high Z, strong, or open drain drive
Modes on all GPIO
❐ Up to 12 analog inputs on all GPIOs
❐ Configurable interrupt on all GPIOs
■ Additional system resources
❐ I2C slave, master, and multi-master to 400 kHz
❐ Watchdog and sleep timers
❐ User-configurable low-voltage detection
❐ Integrated supervisory circuit
❐ On-chip precision voltage reference
■ Complete development tools
❐ Free development software (PSoC Designer™)
❐ Full-featured in-circuit emulator (ICE) and programmer
❐ Full-speed emulation
❐ Complex breakpoint structure
❐ 128 KB trace memory
❐ Complex events
❐ C Compilers, assembler, and linker
图1.CY8CPLC20方框图
图2.CY8CPLC20 PSoC核框图
图3.CY8CPLC20数字系统框图
图4.CY8CPLC20模拟系统框图
CY3274 HV开发套件
The CY3274 is for prototyping and development on the CY8CPLC20 with PSoC Designer. This kit supports in-circuit emulation. The software interface enables users to run, halt, and single-step the processor and view the content of specific memory locations. PSoC Designer also supports the advanced emulation features. The hardware comprises of the high voltage coupling circuit for 110VAC-240VAC powerline, which is compliant with the CENELEC/FCC standards. This board also has an onboard switch mode power supply.
CY3274 HV开发套件包括:
■ One High Voltage (110-230VAC) PLC Board. Cypress recommends that a user purchases two CY3274 kits to setup a two-node PLC subsystem for evaluation and development.
■ CY8CPLC20-OCD (100 TQFP)
■ Software CD
■ Supporting Literature
■ MiniProg1
图5.PLC系统级方框图–两节点
The key features of the CY3274 development board are:
■ User friendly PLC Control Panel application available on kit CD
■ CY8CPLC20-OCD – 100-pin TQFP on-chip debug (OCD) device that allows quick design and debug of a PLC application.
The CY8CPLC20 100-pin TQFP is available for debug purpose only. For production quantities, CY8CPLC20 is available in 28-pin SSOP and 48-pin QFN packages.
■ Chip power supply derived from 110 V to 240 V AC
■ User configurable general purpose LEDs
■ General purpose 8-position DIP switch
■ On board surge protection and isolation circuit
■ RJ45 connector to use ICE debugger
■ RS232 COM port for communication
■ Header to attach the LCD card
■ I2C header for communicating to external device
■ ISSP header for programming the CY8CPLC20
Figure 6. Programmable PLC HV Development Board Outline
Figure 7. Development Board Block Diagram
Figure 7. Programmable PLC HV Development Board Circuit Diagram: User Interface
Figure 8. Programmable PLC HV Development Board Circuit Diagram: Transmit and Receive Filters and Coupling
Figure 9. Programmable PLC HV Development Board Circuit Diagram: Power Supply
Programmable PLC HV Development Board Bill of Materials:
For details, see:
http://www.cypress.com/?docID=30115
and
http://www.cypress.com/?docID=31735
Reference address:CypressCY8CPLC20 Power Line Communication (PLC) Solution
are
available everywhere in the world and are a widely available communication medium for PLC technology.
The pervasiveness of powerlines also makes it difficult to predict the characteristics and operation of PLC products. Because of the variable quality of powerlines around the world, implementing robust communication has been an engineering challenge for years. The Cypress PLC solution enables secure and reliable communications. Cypress PLC features that enable robust communication over powerlines include: ■
Integrated Powerline PHY modem with optimized filters and amplifiers to work with lossy high voltage and low voltage powerlines protocol. CY8CPLC20 main features: ■ Powerline communication solution ❐ Integrated powerline modem PHY ❐ Frequency shift keying modulation ❐ Configurable baud rates up to 2400 bps ❐ Powerline optimized network protocol ❐ Integrates data link, transport, and network layers ❐ Supports bidirectional half duplex communication ❐ 8-bit CRC error detection to minimize data loss ❐ I2C enabled powerline application layer ❐ Supports I2C frequencies of 50, 100, and 400 kHz ❐ Reference designs for 110 V/240 V AC and 12 V/24 V AC/DC Powerlines ❐ Reference designs comply with CENELEC EN 50065-1:2001 and FCC Part 15 ■ Powerful Harvard-architecture Processor ❐ M8C processor speeds to 24 MHz ❐ Two 8x8 multiply, 32-bit accumulate ■ Programm able system resources (PSoC® Blocks) ❐ 12 Rail-to-Rail Analog PSoC Blocks provide: • Up to 14-bit ADCs
• Up to 9-bit DACs
• Programmable gain amplifiers
• Programmable filters and comparators
❐ 16 Digital PSoC Blocks provide:
• 8 to 32-bit Timers, Counters, and PWMs
• CRC and PRS Modules
• Up to four full duplex UARTs
• Multiple SPI™ masters or slaves
• Connectable to all GPIO Pins
❐ Complex peripherals by combining blocks
■ Flexible on-chip memory
❐ 32 KB flash program storage 50,000 erase or write cycles
❐ 2 KB SRAM data storage
❐ EEPROM emulation in flash
■ Programmable pin configurations
❐ 25 mA sink, 10 mA source on all GPIOs
❐ Pull-up, Pull-down, high Z, strong, or open drain drive
Modes on all GPIO
❐ Up to 12 analog inputs on all GPIOs
❐ Configurable interrupt on all GPIOs
■ Additional system resources
❐ I2C slave, master, and multi-master to 400 kHz
❐ Watchdog and sleep timers
❐ User-configurable low-voltage detection
❐ Integrated supervisory circuit
❐ On-chip precision voltage reference
■ Complete development tools
❐ Free development software (PSoC Designer™)
❐ Full-featured in-circuit emulator (ICE) and programmer
❐ Full-speed emulation
❐ Complex breakpoint structure
❐ 128 KB trace memory
❐ Complex events
❐ C Compilers, assembler, and linker
图1.CY8CPLC20方框图
图2.CY8CPLC20 PSoC核框图
图3.CY8CPLC20数字系统框图
图4.CY8CPLC20模拟系统框图
CY3274 HV开发套件
The CY3274 is for prototyping and development on the CY8CPLC20 with PSoC Designer. This kit supports in-circuit emulation. The software interface enables users to run, halt, and single-step the processor and view the content of specific memory locations. PSoC Designer also supports the advanced emulation features. The hardware comprises of the high voltage coupling circuit for 110VAC-240VAC powerline, which is compliant with the CENELEC/FCC standards. This board also has an onboard switch mode power supply.
CY3274 HV开发套件包括:
■ One High Voltage (110-230VAC) PLC Board. Cypress recommends that a user purchases two CY3274 kits to setup a two-node PLC subsystem for evaluation and development.
■ CY8CPLC20-OCD (100 TQFP)
■ Software CD
■ Supporting Literature
■ MiniProg1
图5.PLC系统级方框图–两节点
The key features of the CY3274 development board are:
■ User friendly PLC Control Panel application available on kit CD
■ CY8CPLC20-OCD – 100-pin TQFP on-chip debug (OCD) device that allows quick design and debug of a PLC application.
The CY8CPLC20 100-pin TQFP is available for debug purpose only. For production quantities, CY8CPLC20 is available in 28-pin SSOP and 48-pin QFN packages.
■ Chip power supply derived from 110 V to 240 V AC
■ User configurable general purpose LEDs
■ General purpose 8-position DIP switch
■ On board surge protection and isolation circuit
■ RJ45 connector to use ICE debugger
■ RS232 COM port for communication
■ Header to attach the LCD card
■ I2C header for communicating to external device
■ ISSP header for programming the CY8CPLC20
Figure 6. Programmable PLC HV Development Board Outline
Figure 7. Development Board Block Diagram
Figure 7. Programmable PLC HV Development Board Circuit Diagram: User Interface
Figure 8. Programmable PLC HV Development Board Circuit Diagram: Transmit and Receive Filters and Coupling
Figure 9. Programmable PLC HV Development Board Circuit Diagram: Power Supply
Programmable PLC HV Development Board Bill of Materials:
For details, see:
http://www.cypress.com/?docID=30115
and
http://www.cypress.com/?docID=31735
Previous article:Application of PLC and UPS in the Dual Power Supply Switching of False Twist Machine
Next article:MicrochipdsPIC33F Offline 1000W UPS Power Supply Reference Design
- Popular Resources
- Popular amplifiers
- DESIGN OF SIGMA DELTA ADC FOR BIO SIGNAL (ECG) ACQUISTION
- Coping with Motion Artifacts by Analog Front-End
- A Reconfigurable DT ΔΣ Modulator for Multi-Standard 2G/3G/4G Wireless Receivers
- DC microgrid technology: system architecture, AC grid interface, grounding scheme, power quality, communication network, application and standardization aspects
Recommended Content
Latest Power Management Articles
- MathWorks and NXP Collaborate to Launch Model-Based Design Toolbox for Battery Management Systems
- STMicroelectronics' advanced galvanically isolated gate driver STGAP3S provides flexible protection for IGBTs and SiC MOSFETs
- New diaphragm-free solid-state lithium battery technology is launched: the distance between the positive and negative electrodes is less than 0.000001 meters
- [“Source” Observe the Autumn Series] Application and testing of the next generation of semiconductor gallium oxide device photodetectors
- 采用自主设计封装,绝缘电阻显著提高!ROHM开发出更高电压xEV系统的SiC肖特基势垒二极管
- Will GaN replace SiC? PI's disruptive 1700V InnoMux2 is here to demonstrate
- From Isolation to the Third and a Half Generation: Understanding Naxinwei's Gate Driver IC in One Article
- The appeal of 48 V technology: importance, benefits and key factors in system-level applications
- Important breakthrough in recycling of used lithium-ion batteries
MoreSelected Circuit Diagrams
MorePopular Articles
- Innolux's intelligent steer-by-wire solution makes cars smarter and safer
- 8051 MCU - Parity Check
- How to efficiently balance the sensitivity of tactile sensing interfaces
- What should I do if the servo motor shakes? What causes the servo motor to shake quickly?
- 【Brushless Motor】Analysis of three-phase BLDC motor and sharing of two popular development boards
- Midea Industrial Technology's subsidiaries Clou Electronics and Hekang New Energy jointly appeared at the Munich Battery Energy Storage Exhibition and Solar Energy Exhibition
- Guoxin Sichen | Application of ferroelectric memory PB85RS2MC in power battery management, with a capacity of 2M
- Analysis of common faults of frequency converter
- In a head-on competition with Qualcomm, what kind of cockpit products has Intel come up with?
- Dalian Rongke's all-vanadium liquid flow battery energy storage equipment industrialization project has entered the sprint stage before production
MoreDaily News
- Allegro MicroSystems Introduces Advanced Magnetic and Inductive Position Sensing Solutions at Electronica 2024
- Car key in the left hand, liveness detection radar in the right hand, UWB is imperative for cars!
- After a decade of rapid development, domestic CIS has entered the market
- Aegis Dagger Battery + Thor EM-i Super Hybrid, Geely New Energy has thrown out two "king bombs"
- A brief discussion on functional safety - fault, error, and failure
- In the smart car 2.0 cycle, these core industry chains are facing major opportunities!
- The United States and Japan are developing new batteries. CATL faces challenges? How should China's new energy battery industry respond?
- Murata launches high-precision 6-axis inertial sensor for automobiles
- Ford patents pre-charge alarm to help save costs and respond to emergencies
- New real-time microcontroller system from Texas Instruments enables smarter processing in automotive and industrial applications
Guess you like
- TMS320VC5509A development board hardware LED indicators and buttons
- 3 hours of practice + analysis (live): TI engineers will guide you to get started with MSP430. Make an appointment now for free~
- Welding problem or SI problem? You decide!
- Issues that should be paid attention to when using CMOS circuits
- EEWORLD University ---- Wide input DC-DC converters that meet low quiescent current requirements in industrial applications
- Is Python worth learning? Is it easy to learn?
- TMP112 read timing is incorrect, can produce results, 9 more clocks
- Cannot debug in CDK (DebugServerConsole.exe has stopped working)
- High salary recruitment of hardware maintenance engineers
- Audio Power Amplifier Design Handbook (6th Edition)