Article count:2305 Read by:3469961

Account Entry

Get up to speed on new versions of instrumentation amplifiers that provide you with greater design flexibility!

Latest update time:2021-06-08
    Reads:
Instrumentation amplifiers (IAs) are powerful and versatile when interfacing with sensors, but they also have some limitations that hinder the design of variable gain IAs or programmable gain instrumentation amplifiers (PGIAs). The latter are also referred to as software programmable gain amplifiers (SPGAs) in some literature. Such PGIAs are needed because there are often situations that require the circuit to be adjusted to a wide range of sensor or environmental conditions. When using fixed gain, system designers may have to deal with suboptimal SNR, which reduces accuracy.


The Analog Dialogue article " Programmable Gain Instrumentation Amplifiers: Finding the Right One " discusses a number of techniques that can help create a precise, stable PGIA. The article points out possible pitfalls of this design and presents a comprehensive survey of available solutions and techniques. In this article, I will introduce another tool and method to facilitate this work. I will walk through each design step and quickly grasp the external component values ​​required to create a precision PGIA using a newly released instrumentation amplifier.


A New Instrumentation Amplifier Architecture


A common instrumentation amplifier architecture is shown in Figure 1.


Figure 1. The classic instrumentation amplifier.


The gain is set by the value of the external resistor, RG. To create a PGIA using this type of device, simply switch the value of RG. This switching is typically accomplished using an analog switch or multiplexer. However, this task is complicated by some nonideal behaviors of analog switches—such as the on-resistance of the switch, the capacitance of the channel, and the variation of the channel resistance with applied voltage.


A variation on the standard instrumentation amplifier structure is shown in Figure 2. Note how the RG pins are broken out into ±RG,S and ±RG,F, individually brought out and configured externally from the device package.


Figure 2. The LT6372-1 architecture allows configuration of some IA internal nodes.


The architecture shown in Figure 2 has an important practical feature: the ability to configure the instrumentation amplifier so that it can switch between several different gain values ​​while minimizing the gain error caused by the switch resistance. This feature can be used to create a PGIA.

As mentioned above, any resistor-programmable instrumentation amplifier can have its gain changed by switching the value of the gain resistor. However, this approach has significant disadvantages, such as:


  • The nominal value of the switch on-resistance (R ON ) and its variations can cause large gain errors.

  • High gain values ​​may not be achievable due to the low switch R ON values ​​required .

  • Switching nonlinearity causes signal distortion. This is because the signal current flows directly through R ON , so any change in its value with voltage will cause distortion.


When the LT6372-1 is configured as a PGIA, these issues can be alleviated as the RG,F and RG,S pins are brought out separately, as shown in Figure 3. In this schematic, the signal generated by the Wheatstone bridge (composed of R5 to R8) is amplified to provide 4 possible gain values, which can be selected by the user based on the selected SW1 switch position. Using the LT6372 series pinout, we can create a PGIA to obtain the desired gain value by changing the RF/RG ratio.


Figure 3. LT6372-1 PGIA bridge interface, offering four gain settings.


Additionally, the U1, U2 analog switch R ON , a source of gain error , is minimized because it can be placed in series with the input stage inverting port and its feedback resistor. Configured in this way, R ON is a small fraction of the total internal 12.1 kΩ feedback resistor and has little effect on gain error and drift. Likewise, because R ON is a small fraction of the total feedback resistor, changes in its value over voltage have little effect, so distortion due to switch nonlinearity is minimized. Additionally, the input stage of this device consists of a current feedback amplifier (CFA) architecture, which inherently allows for less bandwidth or speed changes when gain is changed than traditional voltage feedback amplifiers. 1 All of these factors combined allow the creation of a precision PGIA with precise gain steps using low-cost external analog switches.


Figure 4 shows a simplified diagram of the PGIA, showing how different taps of the resistor ladder (implemented by a total of eight analog switches, shorted two at a time to set the gain) configure the circuit. In this figure, two switch banks are described by one of the four possible gain values; the –RG,S and +RG,S pins are shorted to the RF3/RF4 junction.


Figure 4. Block diagram of the LT6372-1, with simplified external connections for the PGIA (gain switches not shown).


Design steps for calculating the gain of external resistors


Figure 3 shows the complete PGIA configuration, including the necessary switches, which can accommodate any size gain range. Four possible gain values ​​are included, but this can be increased by adding more switches to the design. As mentioned earlier, the ability to configure the RG,F and RG,S pins allows us to increase RF to increase gain and decrease RG to decrease gain to create a very versatile PGIA. To calculate the gain, we can calculate the feedback resistance as the internal 12.1 kΩ adjustment resistor plus the additional resistance in series with RG,F on the RG,F to RG,S port connection. Conversely, the gain setting resistance is the total resistance between +RG,S and -RG,S. To summarize:


RF = 12.1 kΩ + the resistors between RG,F and RG,S on each of the two input amplifiers


RG = resistance between +RG,S and –RG,S


In this configuration, the possible range of gain is 1 V/V to 1000 V/V. When the switches on both U1 and U2 are set to short pins S3 and D3, the corresponding RF and RG values, and the resulting gain, are as follows:


RF = 12.1 kΩ + 11 kΩ + 1.1 kΩ = 24.1 kΩ

RG = 73.2 Ω + 97.6 Ω + 73.2 Ω = 244 Ω

G = 1+ 2RF/RG = 1 + 2 × 24.1 kΩ/244 Ω = 199 V/V


It is easy to see that deciding which values ​​of external resistors to use is an iterative and interdependent process, with the possible gain values ​​interacting to influence the resistors chosen. For ease of reference, some common gain value combinations are listed in Table 1, however, many other gain combinations (G) are possible.


Steps to determine the value of PGIA


We can use the formula in Equation 1 to sequentially calculate the value of the individual resistors in the gain network. The equation determines the resistors as shown in Figure 3, with Case 2 in Table 1 (gains of 2, 20, 200, and 500 V/V) used as an example of the calculation. The feedback resistors interact with the gain setting resistors; therefore, the equation must be a series where the current term depends on the previous term. The calculation formula is as follows:



Here are some definitions:


R F1 = 12.1 kΩ (built-in resistor of LT6372-1)

M: Gain quantity (4 for this circuit)

Gi: Gain examples (in this example, G1 G4 are 2, 20, 200, or 500 V/V respectively)

i: varies between 1 and (M-1), used to calculate RF i + 1


Equation 1 can be used to calculate the required feedback resistor for any gain combination. A dummy variable (j) acts as a counter to keep a running count of the previous feedback resistors.


  • Before doing any calculations, it is recommended to draw a resistor network similar to the one shown in Figure 3. There are (2 × M) – 1 resistors in this network, where M = the number of gains. In this example, M = 4, so there will be 7 resistors in the string. Equation 1 needs to be evaluated for i = 1 →(M – 1).


G1 = 2, G2 = 20, G3 = 200, G4 = 500 V/V


According to equation 2:



According to i = 1 → (M-1), the value of equation 1 is iteratively evaluated.



The center resistance RG can then be calculated using the following equation:



After this final calculation, all four resistor values ​​in Table 1 are calculated and the design is complete.


Measured performance graph


These graphs show the performance that can be achieved using this PGIA configuration:


Figure 5. PGIA large signal frequency response.


Figure 6. PGIA CMRR vs. frequency.


The switch capacitance of the ADG444 causes some noticeable peaking in the small signal frequency response at the lowest gain setting (G1 = 2 V/V) (see Figure 7). This phenomenon only occurs at lower gain settings because the bandwidth of the LT6372-1 extends enough to be affected by the pF capacitance of the switches. Solutions to this side effect include selecting switches with lower capacitance (such as the ADG611/ADG612/ADG613 with 5 pF capacitance) or limiting the lowest gain setting of the PGIA.


Figure 7. PGIA small signal low gain peaking.


in conclusion


This article describes how to add a gain selection function to an instrumentation amplifier using the pinout of the newly released LT6372 family of devices. The characteristics of this PGIA are analyzed and its design steps are detailed along with performance measurements. The LT6372-1 is well suited for this type of solution due to its high linearity and precise dc specifications and performance.

ADI predictive motor health monitoring system is coming ~

You leave a "❤", I'll give you a gift
▽▽▽
The editor will randomly select 5 lucky winners from the fans who liked the video to receive ADI lucky small prizes
Check out previous content↓↓↓
Three times in a row , you are the brightest boy on this street~
!

Latest articles about

 
EEWorld WeChat Subscription

 
EEWorld WeChat Service Number

 
AutoDevelopers

About Us Customer Service Contact Information Datasheet Sitemap LatestNews

Room 1530, Zhongguancun MOOC Times Building,Block B, 18 Zhongguancun Street, Haidian District,Beijing, China Tel:(010)82350740 Postcode:100190

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号