pdf

The Layout Design and Optimization of A Low Dropout Regulator

  • 2020-07-28
  • 651.44KB
  • Points it Requires : 1

In various types of integrated circuits, the analog IC are more rely on the layout due to itsoperating state with a deep relation with the characteristics of analog device. Therefore, the design ofoptimized layout becomes more and more important .This paper presents several optimized layout designmethods and the optimized LDO layout was designed using these proposed methods. The whole layoutdesign of LDO regulator manually uses Cadence\\\'s Virtuoso and chartered 0.35um CMOS process.

unfold

You Might Like

Uploader
太白金星
 

Recommended ContentMore

Popular Components

Just Take a LookMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号
×