zip

Design and simulation of a variable bit rate bit synchronizer

  • 2014-03-05
  • 657.1KB
  • Points it Requires : 2

Most traditional bit synchronizers are designed for fixed bit rate telemetry systems, which cannot meet the requirements of some variable bit rate telemetry receivers. Therefore, a bit synchronizer based on FPGA is proposed, which can adapt to telemetry systems with different bit rates. At the same time, the implementation of this bit synchronizer is simulated to verify its correctness and feasibility.

unfold

You Might Like

Uploader
sinceyoulove
 

Recommended ContentMore

Popular Components

Just Take a LookMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号
×