pdf

MATLAB and FPGA implementation of digital communication synchronization technology (Altera/Verilog version)

  • 2021-01-13
  • 62.66MB
  • Points it Requires : 1

\"MATLAB and FPGA Implementation of Digital Communication Synchronization Technology - Altera/Verilog Edition\" uses Altera\'s FPGA device as the development platform, and uses MATLAB and Verilog HDL language as development tools. It elaborates on the FPGA implementation principle, structure, method and simulation test process of digital communication synchronization technology, and analyzes the specific technical details of the FPGA implementation process through a large number of engineering examples. It mainly includes the basics of digital signal processing implemented by FPGA, the principle of phase-locked loop technology, carrier synchronization, automatic frequency control, bit synchronization, and the design and implementation of frame synchronization technology. This book has clear ideas, fluent language, and thorough analysis. On the basis of briefly explaining the design principles, it mainly pursues guidance for engineering practice, and strives to enable readers to master the FPGA design knowledge and skills of digital communication synchronization technology in a relatively short period of time.

unfold

You Might Like

Uploader
sigma
 

Recommended ContentMore

Popular Components

Just Take a LookMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号
×