rar

ADS805 sampling + display + fifo and iic interface based on fpga

  • 2013-08-19
  • 3.02MB
  • Points it Requires : 2

The ads805 sampling program made by fpga can control the sampling clock. You only need to change the pll. The external digital tube displays the value converted by ads805 in real time and stores it in fifo. It is asynchronous clock controlled and has an external iic interface, which is convenient for communication with other processing platforms.

unfold

You Might Like

Uploader
pengfl2010
 

Recommended ContentMore

Popular Components

Just Take a LookMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号
×