zip

Design of Reconfigurable Fractional-Order Signal Transformation Processor Based on FPGA

  • 2013-09-22
  • 618.94KB
  • Points it Requires : 2

   In order to meet the requirements of real-time calculation of fractional-order signal transformation, a hardware implementation scheme of a reconfigurable fractional-order signal transformation processor based on Altera StratiX II FPGA platform is proposed. According to the angle decomposition algorithm, a general hardware framework is designed and implemented. By using the reconfigurability of FPGA, various fractional-order signal transformation functions can be realized through simple parameter adjustment. Experiments show that this system is highly flexible and provides a good platform for the rapid development of various real-time systems based on fractional-order signal transformation.

unfold

You Might Like

Uploader
nkyqsl
 

Recommended ContentMore

Popular Components

Just Take a LookMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号
×