Verilog HDL\'s PLI subroutine interface is used to transfer data with the user\'s C program in two directions. It can be simulated using Xilinx ISE, QuartusII or ModelSim.
You Might Like
Recommended ContentMore
Open source project More
Popular Components
Searched by Users
Just Take a LookMore
Trending Downloads
Trending ArticlesMore