rar

Implementing DDR2 SDRAM Control with VHDL

  • 2013-09-22
  • 428.41KB
  • Points it Requires : 1

This paper conducts an in-depth study and analysis on the structure, interface and timing of a DDR2 SDRAM controller, summarizes some key technical characteristics of the controller, and then adopts a top-down (TOP-IX) design method to implement the controller with Verilog hardware description language. It is then simulated by software function on Modelsim 6.1, synthesized by Synopsys\' DC, and hardware verified by Altera\'s FPGA. The results show that the controller is fully capable of controlling DDR2 SDRAM.

unfold

You Might Like

Uploader
jujuyaya222
 

Recommended ContentMore

Popular Components

Just Take a LookMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号
×