pdf

A new hybrid DPWM method based on FPGA and its implementation

  • 2013-09-18
  • 295.12KB
  • Points it Requires : 2

Digital Pulse Width Modulation (DPWM) is the core of digital control switching power supply. Generally, there is a contradiction between DPWM resolution and system operating frequency in the implementation of DPWM. This paper proposes a new hybrid high-resolution DPWM implementation method, which uses the frequency multiplication and phase shifting functions of the digital clock manager (DCM) in FPGA, the high-frequency counting comparison module and the digital \"dithering\" method to achieve 11-bit DPWM resolution under the conditions of system hardware operating frequency of 32MHz and switching frequency of 1MHz.

unfold

You Might Like

Uploader
jujuyaya222
 

Recommended ContentMore

Popular Components

Just Take a LookMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号
×