rar

Static Timing Analysis Basics

  • 2013-09-22
  • 665.68KB
  • Points it Requires : 2

After the process entered the deep sub-micron generation, the high complexity of chip (IC) design and the system-on-chip (SOC) design method emerged. This trend makes how to ensure IC quality a major issue that all designers today have to face. Static Timing Analysis (STA) uses a complete analysis method to determine whether the IC can work normally in the user\'s timing environment, providing a good solution to the issue of ensuring IC quality. However, for many IC designers, STA is a familiar yet unfamiliar term. This article will strive to give a detailed introduction to the basic concepts of STA and its application in the IC design process in a simple narrative and illustration way.

unfold

You Might Like

Uploader
huhuhah0009
 

Recommended ContentMore

Popular Components

Just Take a LookMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号
×