pdf

Research on the Design and Implementation of High-Speed ​​Digital Filter for Image Edge Detection

  • 2013-09-22
  • 330.61KB
  • Points it Requires : 1

Abstract: This paper briefly introduces the basic concepts of image edge detection and discusses the basic model of its hardware implementation. It analyzes its key arithmetic units, adopts a variety of optimization measures and introduces pipeline design methods to meet the requirements of high-speed applications. It proposes three different FIR filter implementation structures. Finally, it completes FPGA and ASIC design, compares the implementation data of different structures and gives a conclusion. The implementation results show that this design can meet the application of high-speed systems. Keywords: edge detection; FIR filter; pipeline design; carry-lookahead addition; FPGA

unfold

You Might Like

Uploader
baidu_linker
 

Recommended ContentMore

Popular Components

Just Take a LookMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

About Us Customer Service Contact Information Datasheet Sitemap LatestNews


Room 1530, 15th Floor, Building B, No.18 Zhongguancun Street, Haidian District, Beijing, Postal Code: 100190 China Telephone: 008610 8235 0740

Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号
×