EEWORLDEEWORLDEEWORLD

Part Number

Search

IM804C-22-FH-24.5760MHZ

Description
24.576MHz Nom,
CategoryPassive components    oscillator   
File Size660KB,9 Pages
ManufacturerILSI
Websitehttp://www.ilsiamerica.com
Environmental Compliance
Download Datasheet Parametric View All

IM804C-22-FH-24.5760MHZ Overview

24.576MHz Nom,

IM804C-22-FH-24.5760MHZ Parametric

Parameter NameAttribute value
Is it Rohs certified?conform to
Objectid145154396166
package instructionDILCC4,.1,83
Reach Compliance Codecompliant
Other featuresTRI-STATE; ENABLE/DISABLE FUNCTION
maximum descent time2 ns
Frequency Adjustment - MechanicalNO
frequency stability20%
JESD-609 codee4
Installation featuresSURFACE MOUNT
Number of terminals4
Nominal operating frequency24.576 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVCMOS/HCMOS
Output load15 pF
Encapsulate equivalent codeDILCC4,.1,83
physical size3.2mm x 2.5mm x 0.8mm
longest rise time2 ns
Maximum supply voltage3.08 V
Minimum supply voltage2.52 V
Nominal supply voltage2.8 V
surface mountYES
maximum symmetry45/55 %
Terminal surfaceNickel/Palladium/Gold (Ni/Pd/Au)
MEMS Oscillator, Low Power, LVCMOS/HCMOS Compatible, Standard Frequencies
Features:
Standard Frequencies between 3.570 MHz to 77.760MHz
Direct pin to pin drop-in replacement for industry-standard packages
LVCMOS/HCMOS Compatible Output
Industry-standard package 2.0 x 1.6, 2.5 x 2.0, 3.2 x 2.5, 5.0 x 3.2 mm x mm
Pb-free, Halogen-free, Antimony-free
RoHS and REACH compliant
Fast delivery times
IM804 Series
Typical Applications:
Fibre Channel
Server and Storage
GPON, EPON
100M / 1G /10G Ethernet
Electrical Specifications:
Frequency Range
Frequency Stability
Operating Temperature
Supply Voltage (Vdd) 10%
Current Consumption
OE Disable Current
Standby Current
Waveform Output
Symmetry
Rise / Fall Time
Logic “1”
Logic “0”
Input High Voltage
Input Low Voltage
Input Pull-up Impedance
Startup Time
Enable/Disable time
Resume Time
RMS Period Jitter
Peak-to-peak Period Jitter
RMS Phase Jitter (random)
Standard Frequencies
3.57 MHz to 77.76MHZ
See Part Number Guide
See Part Number Guide
See Part Number Guide
3.8 mA typ./ 4.5 mA max
3.7 mA typ./ 4.2 mA max
3.5 mA typ./ 4.1 mA max
4.2 mA max
4.0 mA max
2.6 µA typ./ 4.3 µA max
1.4 µA typ. / 2.5 µA max
0.6 µA typ. / 1.3 µA max
LVCMOS / HCMOS
45%/55%
1.0 nSec typ./ 2.0 nSec max
1.3 nSec typ./ 2.5 nSec max
90% of Vdd min
10% of Vdd max
70% of Vdd min
30% of Vdd max
50kΩ min / 87kΩ typ. 150kΩ max
2.0MΩ min
5.0 mSec max
138 nSec max
5.0 mSec max
1.8pSec typ./ 3.0pSec max
1.8pSec typ./ 3.0pSec max.
12.0 pSec typ./ 25.0 pSec max
14.0 pSec typ./ 30.0 pSec max
0.5pSec typ./ 0.9 pSec max
1.3pSec typ./ 2.0pSec max
See List of Supported Frequencies (Below)
Inclusive of Initial Tolerance, Operating Temperature Range, Load,
Voltage, and Aging
No load condition, F = 20 MHz, Vdd = +2.8 V to +3.3 V
No load condition, F = 20 MHz, Vdd = +2.5 V
No load condition, F = 20 MHz, Vdd = +1.8 V
Vdd = +2.5 V to +3.3 V, OE = GND, Output in high-Z state
Vdd = +1.8 V, OE = GND, Output in high-Z state
ST
= GND, Vdd = +2.8 V to +3.3V
ST
= GND, Vdd = +2.5 V
ST
= GND, Vdd = +1.8 V
50% of waveform all Vdds
Vdd = +2.5 V, +2.8 V, + 3.0 V or +3.3 V from 20% to 80% of waveform
Vdd = +1.8 V from 20% to 80% of waveform
Pin 1, OE or
ST
Pin 1, OE or
ST
Pin 1, OE logic high or logic low or
ST
logic high
Pin 1,
ST
logic Low
Measured from the time Vdd reaches its rated min value
F = 77.76 Mhz. For other frequencies, T_oe =100 nSec + 3*cycles
Measured from the time
ST
pin crosses 50% threshold
F = 75 MHz, Vdd = +2.5 V, +2.8 V, + 3.0 V or +3.3 V
F = 75 MHz, Vdd = +1.8 V
F = 75 MHz, Vdd = +2.5 V, +2.8 V, + 3.0 V or +3.3 V
F = 75 MHz, Vdd = +1.8 V
F = 75 MHz, Integration Bandwidth = 900 kHz to 7.5 MHz
F = 75 MHz, Integration Bandwidth = 12 kHz to 20.0 MHz
Notes:
All min and max limits are specified over temperature and rated operating voltage with 15pF output unless otherwise stated.
Typical values are at +25ºC and nominal supply voltage.
List of Supported Frequencies (in MHz)
3.570000
18.432000
28.636300
33.333330
54.000000
66.666660
4.000000
19.200000
30.000000
35.840000
60.000000
72.000000
4.096000
20.000000
31.250000
37.500000
62.500000
74.175824
6.000000
24.000000
32.768000
38.000000
65.000000
74.176000
7.372800
24.576000
33.000000
38.400000
66.000000
74.250000
8.192000
25.000000
33.300000
40.000000
66.600000
75.000000
10.000000
25.000625
33.330000
40.500000
66.660000
77.760000
12.000000
26.000000
33.333000
48.000000
66.666000
14.000000
27.000000
33.333300
50.000000
66.666600
ILSI America Phone 775-851-8880
Fax 775-851-8882
●email:
e-mail@ilsiamerica.com
www.ilsiamerica.com
Specifications subject to change without notice
Rev: 01/6/17_A
Page 1 of 9
Playing with Zynq Serial 2——GPIO peripherals of Zynq PS
Overview TheZynq GPIO peripheral controls up to 54 MIO pins and can also be connected to the PL through the EMIO interface (supporting up to 64 input pins or 128 output pins). The GPIO peripheral can ...
ove学习使我快乐 FPGA/CPLD
Ask the big guy, about the problem of DS1302
I have been making instruments recently. I have made several DS1302s with existing chips. They all worked properly. Then I didn't have enough new DS1302s, so I bought a domestic DS1302 from a gold med...
一杆大大大烟枪 51mcu
Why is DS heavily doped in the MOS tube structure?
I watched Razavi's video and he said that the purpose of heavy doping is to make good contact with silicon and avoid diode and rectifying junction. Is this diode BS BD? And what is the reason for good...
lx331lx Analog electronics
The free evaluation Perf-V development board has been successfully ported and run on the Wujian100 platform
Click here to apply for a free Perf-V development boardPingtou Ge Wujian100 was successfully deployed on Perf-V.Recently, Pengfeng Technology completed the deployment of Pingtou Ge wujian100 soft core...
EEWORLD社区 FPGA/CPLD
[Goodbye 2021, Hello 2022] Keep a low profile, face reality, and keep moving forward for your dreams
2021, the Year of the Zodiac It is said that people have a hard time in their birth year. Looking back in my memory, it seems to be true. 2021 feels a bit tiring In terms of life, the child is growing...
se7ens Talking
How to display black text on white background in FPGA?
Let's take a look...
我看看啊 FPGA/CPLD

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号