EEWORLDEEWORLDEEWORLD

Part Number

Search

PX-721-ECE-KCBN-64M1520000

Description
LVPECL Output Clock Oscillator, 64.152MHz Nom, ROHS COMPLIANT, HERMETIC SEALED PACKAGE-6
CategoryPassive components    oscillator   
File Size2MB,9 Pages
ManufacturerVectron International, Inc.
Websitehttp://www.vectron.com/
Environmental Compliance  
Download Datasheet Parametric View All

PX-721-ECE-KCBN-64M1520000 Overview

LVPECL Output Clock Oscillator, 64.152MHz Nom, ROHS COMPLIANT, HERMETIC SEALED PACKAGE-6

PX-721-ECE-KCBN-64M1520000 Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
Objectid1262922784
package instructionROHS COMPLIANT, HERMETIC SEALED PACKAGE-6
Reach Compliance Codecompliant
Other featuresENABLE/DISABLE FUNCTION; COMPLEMENTARY OUTPUT; TR, 7 INCH
maximum descent time0.35 ns
Frequency Adjustment - MechanicalNO
frequency stability50%
JESD-609 codee4
Installation featuresSURFACE MOUNT
Nominal operating frequency64.152 MHz
Maximum operating temperature85 °C
Minimum operating temperature-40 °C
Oscillator typeLVPECL
physical size7.0mm x 5.0mm x 1.62mm
longest rise time0.35 ns
Maximum supply voltage3.63 V
Minimum supply voltage2.97 V
Nominal supply voltage3.3 V
surface mountYES
maximum symmetry55/45 %
Terminal surfaceGold (Au) - with Nickel (Ni) barrier
Single Frequency HPLL XO
PX-721
PX-721
Features
Description
Applications
The PX-721 is a crystal oscillator, XO, based upon Vectron’s HPLL high performance phase locked loop frequency multiplier ASIC, that combines
key digital synthesis techniques with VI’s proven core analog technology blocks. A standard low frequency crystal provides the reference to
the fractional-n synthesizer so that virtually any frequency between 10MHz and 1200 MHz can be factory programmed allowing quick turn
manufacturing.
Features
• Industry Standard Package, 5.0 x 7.0 x 1.8 mm
• HPLL High Performance PLL ASIC
• Typical Jitter 500 fs-rms (12 kHz to 20 MHz)
• Output Frequencies from 10 MHz to 1200 MHz
• Spurious Suppression, 70 dBc Typical
• 2.5V or 3.3V Supply Voltage
• LVCMOS, LVPECL or LVDS Output Configurations
• Output Enable
• Compliant to EC RoHS Directive
Applications
PLL circuits for clock smoothing and frequency translation
Description
Standard
• 1-2-4 Gigabit Fibre Channel
• 10 Gigabit Fibre Channel
• 10GbE LAN / WAN
• Synchronous Ethernet
• OC-192
• SONET / SDH
INCITS 352-2002
INCITS 364-2003
IEEE 802.3ae
ITU-T G.8262
ITU-T G.709
GR-253-CORE Issue4
Block Diagram
V
DD
COutput
Output
XTAL
LVCMOS
LVPECL
LVDS
HPLL
OE or NC
OE or NC
Gnd
Figure 1 - Block Diagram
Page 1 of 9
Vectron International • 267 Lowell Road, Hudson, NH 03051 • Tel: 1-88-VECTRON-1 • http://www.vectron.com
Rev8: Feb 2014
Allwinner heterogeneous multi-core AI intelligent vision V853 development board evaluation - The following error occurs when compiling eye-mppviplite-driver
## 1. The following error occurs when compiling eye-mppviplite-driver ``` Collected errors: * pkg_hash_check_unresolved: cannot find dependency viplite-driver for eyesee-mpp-middleware * pkg_hash_fetc...
IC爬虫 Domestic Chip Exchange
Could you please help me analyze what the Darlington tube does in this circuit? Thank you.
This picture is from someone else. In the picture, there is 18V AC power in front of the rectifier bridge. I analyzed it this way: at the moment of power-on, Q2 is turned on, and there is voltage at t...
ena Analog electronics
550 Cases of Electrical Engineering Design and Calculation
The contents of this book include: basic electrical calculations, power transmission and distribution and reactive power compensation, transformers, motors, high and low voltage electrical appliances,...
arui1999 Download Centre
About BMS secondary protection chip
Regarding the secondary protection chip of BMS Thebattery management chip is already used to manage each battery cell of the battery pack. The secondary protection chip also has corresponding pins con...
QWE4562009 Discrete Device
[Perf-V Evaluation] Clock generation based on Perf-V development board
1. Introduction This article is based on the Perf-V development board and uses the technology provided by Xilinx to generate clock signals of multiple frequencies according to the given frequency sign...
superstar_gu EE_FPGA Learning Park
Correctly understand the phase difference caused by capacitance and inductance
For sinusoidal signals, the current flowing through a component and the voltage across it are not necessarily in phase. How does this phase difference occur? This knowledge is very important, because ...
fish001 Analogue and Mixed Signal

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号