EEWORLDEEWORLDEEWORLD

Part Number

Search

101P52N333LL4H

Description
Ceramic Capacitor, Ceramic, 100V, 15% +Tol, 15% -Tol, NP0, -/+30ppm/Cel TC, 0.033uF,
CategoryPassive components    capacitor   
File Size836KB,6 Pages
ManufacturerJohanson Dielectrics
Download Datasheet Parametric View All

101P52N333LL4H Overview

Ceramic Capacitor, Ceramic, 100V, 15% +Tol, 15% -Tol, NP0, -/+30ppm/Cel TC, 0.033uF,

101P52N333LL4H Parametric

Parameter NameAttribute value
Objectid863078605
package instruction,
Reach Compliance Codecompliant
ECCN codeEAR99
YTEOL6.2
capacitance0.033 µF
Capacitor typeCERAMIC CAPACITOR
dielectric materialsCERAMIC
high19.939 mm
JESD-609 codee0
length37.91 mm
negative tolerance15%
Number of terminals2
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
Package formSMT
positive tolerance15%
Rated (DC) voltage (URdc)100 V
seriesP(SMT)
Temperature characteristic codeNP0
Temperature Coefficient30ppm/Cel ppm/°C
Terminal surfaceTin/Lead (Sn60Pb40)
width22.098 mm
Career Options
I am a fresh graduate, just looking for a job and internship, with an unknown undergraduate degree. I have a copy board company. I don't know what you guys think of the copy board industry, is it suit...
阿卡时间段 PCB Design
ST BlueNRG-LP Evaluation Board DesignSpark Unboxing
...
littleshrimp ST - Low Power RF
TI Engineer's Annual Review: Processors (Hot Products: MSP430, C2000, C6000 Multicore, etc.) Selected Q&A
MSP43016-bit ultra-low power MCU related: Questions about MSP430 32kHz crystal oscillatorWhen using MSP430, customers often encounter problems such as the 32KHz crystal oscillator not oscillating or s...
eric_wang DSP and ARM Processors
How to choose an analog-to-digital converter?
[i=s]This post was last edited by qwqwqw2088 on 2020-1-7 08:38[/i]When selecting devices, we often make trade-offs on the technical indicators on the DATASHEET. After all, not every technical indicato...
qwqwqw2088 Analogue and Mixed Signal
[Project source code] FPGA-based asynchronous FIFO show-ahead mode
I recently used an asynchronous FIFO and found the show-ahead mode very interesting. As shown in the figure below, after simulating the FIFO IP core, you can see that the data is written two clock cyc...
小梅哥 Altera SoC
[Construction Monitoring and Security System] XIV. Realization of the core functions of the project
The core function of my project is to monitor the pressure at the construction site and provide threshold alarms. The Kaluga board is used to implement the functions of the host computer. The main con...
sonicfirr DigiKey Technology Zone

Technical ResourceMore

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号