EEWORLDEEWORLDEEWORLD

Part Number

Search

591AB-BDG

Description
osc prog 3.3V lvpecl high 25ppm
CategoryPassive components   
File Size115KB,12 Pages
ManufacturerSilicon Laboratories Inc
Environmental Compliance  
Download Datasheet Parametric View All

591AB-BDG Overview

osc prog 3.3V lvpecl high 25ppm

591AB-BDG Parametric

Parameter NameAttribute value
Datasheets
SI590/591
Product Photos
Si590 591 series.jpg
Product Training Modules
Crystal Oscillators and Voltage Controlled Oscillators
Clock Tree Timing Solutions
Featured Produc
Si590 and Si591 Low Jitter Xos, Includes Part Order Guide
Standard Package1
CategoryCrystals and Oscillators
FamilyProgrammable Oscillators
PackagingTray
TypeProgrammed by Digi-Key (Enter your frequency in Web Order Notes)
Available Frequency Range125MHz ~ 214.99MHz
FunctiTri-State (Output Enable)
OutpuLVPECL
Voltage - Supply3.3V
Frequency Stability±25ppm
Operating Temperature-40°C ~ 85°C
Spread Spectrum Bandwidth-
Current - Supply (Max)125mA
Mounting TypeSurface Mou
Package / Case6-SMD, No Lead (DFN, LCC)
Heigh0.071" (1.80mm)
Size / Dimensi0.276" L x 0.197" W (7.00mm x 5.00mm)
Current - Supply (Disable) (Max)75mA
Dynamic CatalogSi591 Series with Ordering Guide
S i 5 9 0 / 5 91
1 ps M
AX
J
I T T E R
C
RYSTAL
O
SC ILLA TOR
(XO)
(10 M H
Z TO
810 MH
Z
)
Features
Available with any-frequency output
frequencies from 10 to 810 MHz
3rd generation DSPLL
®
with superior
jitter performance: 1 ps max jitter
Better frequency stability than SAW-
based oscillators
Internal fundamental mode crystal
ensures high reliability
Available CMOS, LVPECL,
LVDS, and CML outputs
3.3, 2.5, and 1.8 V supply options
Industry-standard 5 x 7 mm
package and pinout
Pb-free/RoHS-compliant
–40 to +85 ºC operating
temperature range
Si5602
Applications
Ordering Information:
See page 7.
SONET/SDH (OC-3/12/48)
Networking
SD/HD SDI/3G SDI video
Test and measurement
Storage
FPGA/ASIC clock generation
Description
The Si590/591 XO utilizes Silicon Laboratories’ advanced DSPLL
®
circuitry
to provide a low jitter clock at high frequencies. The Si590/591 supports any
frequency from 10 to 810 MHz. Unlike a traditional XO, where a unique
crystal is required for each output frequency, the Si590/591 uses one fixed
crystal to provide a wide range of output frequencies. This IC based
approach allows the crystal resonator to provide exceptional frequency
stability and reliability. In addition, DSPLL clock synthesis provides superior
supply noise rejection, simplifying the task of generating low jitter clocks in
noisy environments typically found in communication systems. The
Si590/591 IC based XO is factory configurable for a wide variety of user
specifications including frequency, supply voltage, output format, and
stability. Specific configurations are factory programmed at time of shipment,
thereby eliminating long lead times associated with custom oscillators.
Pin Assignments:
See page 6.
(Top View)
NC
1
6
V
DD
OE
2
5
CLK–
GND
3
4
CLK+
Si590 (LVDS/LVPECL/CML)
OE
1
6
V
DD
Functional Block Diagram
NC
2
5
NC
V
DD
CLK– CLK+
GND
3
4
CLK
17 k
*
Any-rate
10–810 MHz
DSPLL
®
Clock
Synthesis
Si590 (CMOS)
OE
Fixed
Frequency
XO
OE
1
6
V
DD
NC
2
5
CLK–
17 k
*
GND
3
4
CLK+
GND
*Note: Output Enable High/Low Options Available – See Ordering Information
Si591 (LVDS/LVPECL/CML)
Rev. 1.0 8/11
Copyright © 2011 by Silicon Laboratories
Si590/591
How to carry out wireless monitoring in harsh outdoor environments?
With the rapid development of network technology, network applications cover all walks of life. Using the network to solve problems, meet project requirements, and improve project efficiency can be se...
vfd8888 Security Electronics
EEWORLD University Hall----Live Replay: Explore the Black Technology Behind Smart Door Locks with Infineon
Live replay: Explore the black technology behind smart door locks with Infineon : https://training.eeworld.com.cn/course/6145...
hi5 Integrated technical exchanges
I have basic knowledge of embedded C programming and almost no knowledge of digital electronics. How long will it take to self-study FPGA to Ethernet communication?
I just came to the internship today, and the manager gave me this task. I have never been exposed to FPGA before, and I was given more than half a month. Is it enough?...
yxdbc2008 FPGA/CPLD
Power Management Solutions for Multimedia Mobile Phones
Multimedia applications such as mobile TV, mobile gaming, and audio playback present a huge challenge to power management design in mobile phones. Mobile phone designers need to keep the phone small a...
birdpaladin Power technology
I received the book on the basics of power supply design and I feel it is necessary to share it
I saw there was a lucky draw in the group, so I signed up. I didn't expect that I was selected. I received a very exquisite professional book "Basics of Power Supply Design". This book was written by ...
g6g6 TI Technology Forum
Introduction to Digital Filtering
This section mainly introduces the mathematical models of direct convolution filtering and recursive filtering, as well as the issues that need to be paid attention to when calling digital filtering p...
fighting Analog electronics

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号