EEWORLDEEWORLDEEWORLD

Part Number

Search

QFS-052-06.25-SL-D-A

Description
Board Stacking Connector, 104 Contact(s), 2 Row(s), Female, Straight, 0.025 inch Pitch, Surface Mount Terminal, Locking, Black Insulator, Socket, ROHS COMPLIANT
CategoryThe connector    The connector   
File Size1MB,1 Pages
ManufacturerSAMTEC
Websitehttp://www.samtec.com/
Environmental Compliance
Download Datasheet Parametric View All

QFS-052-06.25-SL-D-A Overview

Board Stacking Connector, 104 Contact(s), 2 Row(s), Female, Straight, 0.025 inch Pitch, Surface Mount Terminal, Locking, Black Insulator, Socket, ROHS COMPLIANT

QFS-052-06.25-SL-D-A Parametric

Parameter NameAttribute value
Is it lead-free?Lead free
Is it Rohs certified?conform to
MakerSAMTEC
package instructionROHS COMPLIANT
Reach Compliance Codecompliant
Factory Lead Time3 weeks
Samacsys Confidence4
Samacsys StatusReleased
Samacsys PartID1437794
Samacsys Pin Count106
Samacsys Part CategoryConnector
Samacsys Package CategoryOther
Samacsys Footprint NameQFS-052-06.25-SL-D-A-1
Samacsys Released Date2020-05-13 12:13:35
Is SamacsysN
Other featuresFINAL INCH; Q2
body width0.32 inch
subject depth0.356 inch
body length1.72 inch
Body/casing typeSOCKET
Connector typeBOARD STACKING CONNECTOR
Contact to complete cooperationGOLD (10) OVER NICKEL (50)
Contact completed and terminatedTin (Sn) - with Nickel (Ni) barrier
Contact point genderFEMALE
Contact materialPHOSPHOR BRONZE
contact modeRECTANGULAR
Contact styleBELLOWED TYPE
DIN complianceNO
Filter functionNO
IEC complianceNO
Insulator colorBLACK
insulator materialLIQUID CRYSTAL POLYMER (LCP)
JESD-609 codee3
MIL complianceNO
Plug contact pitch0.025 inch
Plug informationMULTIPLE MATING PARTS AVAILABLE
Mixed contactsNO
Installation option 1LOCKING
Installation methodSTRAIGHT
Installation typeBOARD
Number of connectorsONE
PCB row number2
Number of rows loaded2
Maximum operating temperature125 °C
Minimum operating temperature-55 °C
OptionsGENERAL PURPOSE
PCB contact patternRECTANGULAR
PCB contact row spacing6.477 mm
Plating thickness10u inch
polarization keyPOLARIZED HOUSING
Rated current (signal)4.1 A
GuidelineUL
reliabilityCOMMERCIAL
Terminal pitch0.635 mm
Termination typeSURFACE MOUNT
Total number of contacts104
Base Number Matches1
F-213
QFS–026–04.25–L–D–A
TM
(0,635 mm) .025"
QFS SERIES
QFS–026–04.25–L–D–A–GP
QFS–032–04.25–L–D–DP–A
RUGGED GROUND PLANE SOCKET
Increased insertion
depth for rugged applications
SPECIFICATIONS
For complete specifications and
recommended PCB layouts see
www.samtec.com?QFS
Insulator Material:
Liquid Crystal Polymer
Contact & Ground
Plane Material:
Phosphor Bronze
Plating:
Au over 50µ" (1,27 µm) Ni
(Tin on Ground Plane Tail)
Current Rating:
Contact:
1.6A per contact @ 95°C
Ground Plane:
9.2A per ground plane @ 95°C
Voltage Rating:
300 VAC mated with QMS
Operating Temp:
-55°C to +125°C
RoHS Compliant:
Yes
Board Mates:
QMS
Integral metal plane
for power or ground
®
fina
l
i
nch.com
APPLICATION
SPECIFIC
• Power & RF options
• Edge Mount
• Without PCB
Alignment Pins
• Hot Pluggable
• 4 banks
(104 -SE, 64 -DP)
Call Samtec.
Processing:
Lead–Free Solderable:
Yes
SMT Lead Coplanarity:
(0,10 mm) .004" max (026-078)
Board Stacking:
For applications requiring more
than two connectors per board
contact ipg@samtec.com
Rated @ 3dB Insertion Loss
with PCB effects* w/o PCB effects**
Single-Ended Signaling
–D 9 GHz / 18 Gbps 8 GHz / 16 Gbps
Differential Pair Signaling –D 8 GHz / 16 Gbps 8.5 GHz / 17 Gbps
Differential Pair Signaling –DP 7.5 GHz / 15 Gbps 9 GHz / 18 Gbps
*Performance data includes effects of a non-optimized PCB.
**Test board losses de-embedded from performance data.
Performance data for other stack heights and complete test data
available at www.samtec.com?QFS or contact sig@samtec.com
QMS/QFS
10 mm Stack Height
Type
(1,60 mm)
.063"
NOMINAL
WIPE
QFS
PINS PER ROW
NO. OF PAIRS
LEAD
STYLE
PLATING
OPTION
TYPE
A
OTHER
OPTION
–026, –052, –078
(52 total pins per bank = –D)
–016, –032, –048
Specify
LEAD
STYLE
from
chart
–L
(–04.25 lead style only)
= 10µ" (0,25 µm) Gold on Signal
Pins and Ground Plane
(Tin on Signal Pin tails, and
Ground Plane tails)
–GP
–D
= Single-Ended
–D–DP
= Differential Pair
(–04.25 lead style only)
try
ndus rds
I
da
Stan
SUMIT
TM
ress
CI/104-Exp
P
TM
(16 pairs per bank = –D–DP)
= Guide
Holes
( –04.25
lead style
only)
MATED HEIGHT*
LEAD
STYLE
–SL
14 mm
16 mm
A
(7,44) .293
(9,42) .371
QMS LEAD STYLE
–05.75 –06.75 –09.75
10 mm
12 mm
11 mm
13 mm
–04.25
–06.25
ols
otoc ted
Pr or
Supp
100 GbE
nel
Fibre Chan
XAUI
®
s
PCI Expres
TA
SA
(–06.25 lead style only)
= 10µ" (0,25 µm) Gold on Signal
Pins and Ground Plane
(Tin on Signal Pin tails, and
Ground Plane tails)
APPLICATION
*Processing conditions will affect mated height.
(0,10)
.004
STACK
HEIGHT
(0,44)
.017
GP = No. of Banks x (21,34) .840 + (12,45) .490
No. of Banks x (21,34) .840 + (1,02) .040
(0,635)
(21,34) .840
.025
02
(8,13)
.320
01
A
(8,13)
.320
Requires Standoff
SO-1524-03-01-01-L for 15,24 mm
or SO-2215-02-01-01-L for 22 mm
board spacing. Connectors designed
to not fully seat when mated.
notes at
Download app ppnote
com/a
www.samtec.
m
@ samtec.co
Contact SIG
cols
on proto
for questions
Note:
Some lengths,
styles and options are
non-standard, non-returnable.
INDUSTRY
STANDARD
INTERCONNECTS
TERMINAL
SOCKET
STACK
BANKS HEIGHT
1
3
2
3
15,24 mm
15,24 mm
22 mm
22 mm
(0,89)
.035
(1,02) .040 DIA
–D
–D–DP
SUMIT
ASP-129637-01 ASP-129646-01
PCI/104-Express
ASP-129637-03 ASP-129646-03
PCI/104-Express
ASP-142781-02 ASP-129646-02
PCI/104-Express
ASP-142781-03 ASP-129646-03
WWW.SAMTEC.COM
[TI recommended course] #[High Precision Laboratory] Magnetic Sensor Technology#
//training.eeworld.com.cn/TI/show/course/5475...
zizheng18 TI Technology Forum
Common dielectric materials for microstrip lines
Alumina 9.0-9.9 (different purity) Beryllium oxide 6.1 Polytetrafluoroethylene Glass fiber 2.55 Silicon 11.7 Gallium arsenide 13.3 Composite dielectric plate 3-16 or even larger range can be selected...
JasonYoo RF/Wirelessly
I really don't know how to convert brd to PCB. Please help me.
Please help me convert the file format to BRD-PCB...
cccztw PCB Design
PT6312 driver Samsung segment screen hardware design driver source code
[b][color=#5E7384]This content is originally created by EEWORLD forum user [size=3]ylyfxzsx[/size]. If you need to reprint or use it for commercial purposes, you must obtain the author's consent and i...
ylyfxzsx DIY/Open Source Hardware
Verilog_HDL_Implementation of Common Logic
...
至芯科技FPGA大牛 FPGA/CPLD
TI CC2530 button controls the light on and off
CC2530 general purpose I/O interrupt After the general I/O pin is set as an input, it can generate an interrupt. The interrupt can be set to be triggered by the rising or falling edge of the external ...
Jacktang Wireless Connectivity

EEWorld
subscription
account

EEWorld
service
account

Automotive
development
circle

Datasheet   0 1 2 3 4 5 6 7 8 9 A B C D E F G H I J K L M N O P Q R S T U V W X Y Z
Room 1530, 15th Floor, Building B, No. 18 Zhongguancun Street, Haidian District, Beijing Telephone: (010) 82350740 Postal Code: 100190
Copyright © 2005-2024 EEWORLD.com.cn, Inc. All rights reserved 京ICP证060456号 京ICP备10001474号-1 电信业务审批[2006]字第258号函 京公网安备 11010802033920号