74AUP1T58GN,132 datasheet, PDF

Datasheet> All Categories > logic> logic> 74AUP1T58GN,132

74AUP1T58GN,132: Descriptionlogic gates config 4.6 V 20 mA; Categorylogic logic; File Size209KB，20 Pages; ManufacturerNXP; Websitehttps://www.nxp.com; Environmental Compliance

Download Datasheet Parametric Compare View All

74AUP1T58GN,132 Overview

logic gates config 4.6 V 20 mA

74AUP1T58GN,132 Parametric

Parameter Name	Attribute value
Source Url Status Check Date	2013-06-14 00:00:00
Brand Name	NXP Semiconduc
Is it Rohs certified?	conform to
Maker	NXP
Parts packaging code	SON
package instruction	0.90 X 1.00 MM, 0.35 MM HEIGHT, SOT-1115, XSON-6
Contacts	6
Manufacturer packaging code	SOT1115
Reach Compliance Code	compli

Preview

Download Datasheet

View All

74AUP1T58

Low-power configurable gate with voltage-level translator

Rev. 5 — 15 August 2012

Product data sheet

1. General description

The 74AUP1T58 provides low-power, low-voltage configurable logic gate functions. The

output state is determined by eight patterns of 3-bit input. The user can choose the logic

functions AND, OR, NAND, NOR, XOR, inverter and buffer. All inputs can be connected to

or GND.

This device ensures a very low static and dynamic power consumption across the entire

range from 2.3 V to 3.6 V.

The 74AUP1T58 is designed for logic-level translation applications with input switching

levels that accept 1.8 V low-voltage CMOS signals, while operating from either a single

2.5 V or 3.3 V supply voltage.

The wide supply voltage range ensures normal operation as battery voltage drops from

3.6 V to 2.3 V.

This device is fully specified for partial power-down applications using I

OFF

The I

OFF

circuitry disables the output, preventing the damaging backflow current through

the device when it is powered down.

Schmitt trigger inputs make the circuit tolerant to slower input rise and fall times across

the entire V

range.

2. Features and benefits



Wide supply voltage range from 2.3 V to 3.6 V



High noise immunity



ESD protection:



HBM JESD22-A114F Class 3A exceeds 5000 V



MM JESD22-A115-A exceeds 200 V



CDM JESD22-C101E exceeds 1000 V



Low static power consumption; I

= 1.5

A

(maximum)



Latch-up performance exceeds 100 mA per JESD 78B Class II



Inputs accept voltages up to 3.6 V



Low noise overshoot and undershoot < 10 % of V



OFF

circuitry provides partial power-down mode operation



Multiple package options



Specified from

40 C

to +85

C

and

40 C

to +125

C

74AUP1T58GN,132 Related Products

	74AUP1T58GN,132	74AUP1T58GF,132	74AUP1T58GM,115	74AUP1T58GM,132	74AUP1T58GW,125	74AUP1T58GS,132
Description	logic gates config 4.6 V 20 mA	logic gates 3V 1G lpow conf	logic gates 3V 1G lpow conf	logic gates 3V 1G lpow conf	logic gates 3V 1G lpow conf	logic gates config 4.6 V 20 mA
Brand Name	NXP Semiconduc	NXP Semiconduc	NXP Semiconduc	NXP Semiconduc	NXP Semiconduc	NXP Semiconduc
Is it Rohs certified?	conform to	conform to	conform to	conform to	conform to	conform to
Maker	NXP	NXP	NXP	NXP	NXP	NXP
package instruction	0.90 X 1.00 MM, 0.35 MM HEIGHT, SOT-1115, XSON-6	1 X 1 MM, 0.50 MM HEIGHT, PLASTIC, SOT-891, XSON-6	1 X 1.45 MM, 0.50 MM HEIGHT, PLASTIC, MO-252, SOT-886, XSON-6	1 X 1.45 MM, 0.50 MM HEIGHT, PLASTIC, MO-252, SOT-886, XSON-6	PLASTIC, SOT-363, SC-88, PACKAGE-6	1 X 1 MM, 0.35 MM HEIGHT, SOT-1202, XSON-6
Manufacturer packaging code	SOT1115	SOT891	SOT886	SOT886	SOT363	SOT1202
Reach Compliance Code	compli	compli	compli	compli	compli	compli
Parts packaging code	SON	SON	SON	SON	TSSOP	-
Contacts	6	6	6	6	6	-
series	-	AUP/ULP/V	AUP/ULP/V	AUP/ULP/V	AUP/ULP/V	-
JESD-30 code	-	S-PDSO-N6	R-PDSO-N6	R-PDSO-N6	R-PDSO-G6	-
JESD-609 code	-	e3	e3	e3	e3	-
length	-	1 mm	1.45 mm	1.45 mm	2 mm	-
Load capacitance (CL)	-	30 pF	30 pF	30 pF	30 pF	-
Logic integrated circuit type	-	LOGIC CIRCUIT	LOGIC CIRCUIT	LOGIC CIRCUIT	LOGIC CIRCUIT	-
MaximumI(ol)	-	0.004 A	0.004 A	0.004 A	0.004 A	-
Humidity sensitivity level	-	1	1	1	1	-
Number of functions	-	1	1	1	1	-
Number of terminals	-	6	6	6	6	-
Maximum operating temperature	-	125 °C	125 °C	125 °C	125 °C	-
Minimum operating temperature	-	-40 °C	-40 °C	-40 °C	-40 °C	-
Package body material	-	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	PLASTIC/EPOXY	-
encapsulated code	-	VSON	VSON	VSON	TSSOP	-
Encapsulate equivalent code	-	SOLCC6,.04,14	SOLCC6,.04,20	SOLCC6,.04,20	TSSOP6,.08	-
Package shape	-	SQUARE	RECTANGULAR	RECTANGULAR	RECTANGULAR	-
Package form	-	SMALL OUTLINE, VERY THIN PROFILE	SMALL OUTLINE, VERY THIN PROFILE	SMALL OUTLINE, VERY THIN PROFILE	SMALL OUTLINE, THIN PROFILE, SHRINK PITCH	-
method of packing	-	TAPE AND REEL	TAPE AND REEL	TAPE AND REEL	TAPE AND REEL	-
Peak Reflow Temperature (Celsius)	-	260	260	260	260	-
power supply	-	2.5/3.3 V	2.5/3.3 V	2.5/3.3 V	2.5/3.3 V	-
Prop。Delay @ Nom-Su	-	9.4 ns	9.4 ns	9.4 ns	9.4 ns	-
Certification status	-	Not Qualified	Not Qualified	Not Qualified	Not Qualified	-
Schmitt trigger	-	YES	YES	YES	YES	-
Maximum seat height	-	0.5 mm	0.5 mm	0.5 mm	1.1 mm	-
Maximum supply voltage (Vsup)	-	3.6 V	3.6 V	3.6 V	3.6 V	-
Minimum supply voltage (Vsup)	-	2.3 V	2.3 V	2.3 V	2.3 V	-
Nominal supply voltage (Vsup)	-	3 V	3 V	3 V	3 V	-
surface mount	-	YES	YES	YES	YES	-
technology	-	CMOS	CMOS	CMOS	CMOS	-
Temperature level	-	AUTOMOTIVE	AUTOMOTIVE	AUTOMOTIVE	AUTOMOTIVE	-
Terminal surface	-	Tin (Sn)	Tin (Sn)	Tin (Sn)	Tin (Sn)	-
Terminal form	-	NO LEAD	NO LEAD	NO LEAD	GULL WING	-
Terminal pitch	-	0.35 mm	0.5 mm	0.5 mm	0.65 mm	-
Terminal location	-	DUAL	DUAL	DUAL	DUAL	-
Maximum time at peak reflow temperature	-	30	30	30	30	-
width	-	1 mm	1 mm	1 mm	1.25 mm	-

Recommended Resources

Coordinating wiring between leakage protector and fuse, isolating switch and circuit breakerb

Street Light Control Circuit No. 12

Typical Schmidt circuit

14V power supply circuit made with 232

Computer motherboard circuit diagram 820 1_10

Easy-to-use nine-channel RGB LED driver: [i=s]This post was last edited by qwqwqw2088 on 2020-7-27 07:39[/i]...; qwqwqw2088 Analogue and Mixed Signal

[Application development based on NUCLEO-F746ZG motor] 10. Parameter configuration - GPIO port configuration: The common GPIO ports used on the development board are 4 LEDs, 1 button, and 3 enable pins U, V, and W. The Hall sensor is not used yet, so it is omitted. 1. Hardware circuit design (1) Three enable ...; annysky2012 Motor Drive Control（Motor Control）

Connection between Bluetooth module HC-05 and 51 microcontroller: [i=s]This post was last edited by Jacktang on 2020-11-4 07:41[/i]Experimental resultsAfter installing the HC-PDA-ANDROID.apk software on the phone, the system is turned on. The phone can search for th...; Jacktang Wireless Connectivity

Flexible vibration plate machine operation demonstration diagram: ...; 等一顿饭 Analog electronics

IO cannot be set to 0: When debugging the RL78 microcontroller, a problem was found that a driver IO could not be reset to zero. But inserting a breakpoint found that it was possible, the solution steps are:Therefore, I sus...; jinandawei Renesas Electronics MCUs

Tips to Avoid Detours in NIOS II SOPC Development: 1. Ensure that there is no firmware related to NIOS II in EPCS FLASH. This can be achieved by erasing the EPCS memory. Why do we need to erase it? If EPCS stores firmware related to NIOS II, it is pos...; 小梅哥 Altera SoC

Shortcut: S0 S1 S2 S3 S4 S5 S6 S7 S8 S9 SA SB SC SD SE SF SG SH SI SJ SK SL SM SN SO SP SQ SR SS ST SU SV SW SX SY SZ T0 T1 T2 T3 T4 T5 T6 T7 T8 T9 TA TB TC TD TE TF TG TH TI TJ TK TL TM TN TO TP TQ TR TS TT TU TV TW TX TY TZ U0 U1 U2 U3 U4 U6 U7 U8 UA UB UC UD UE UF UG UH UI UJ UK UL UM UN UP UQ UR US UT UU UV UW UX UZ V0 V1 V2 V3 V4 V5 V6 V7 V8 V9 VA VB VC VD VE VF VG VH VI VJ VK VL VM VN VO VP VQ VR VS VT VU VV VW VX VY VZ W0 W1 W2 W3 W4 W5 W6 W7 W8 W9 WA WB WC WD WE WF WG WH WI WJ WK WL WM WN WO WP WR WS WT WU WV WW WY X0 X1 X2 X3 X4 X5 X7 X8 X9 XA XB XC XD XE XF XG XH XK XL XM XN XO XP XQ XR XS XT XU XV XW XX XY XZ Y0 Y1 Y2 Y4 Y5 Y6 Y9 YA YB YC YD YE YF YG YH YK YL YM YN YP YQ YR YS YT YX Z0 Z1 Z2 Z3 Z4 Z5 Z6 Z8 ZA ZB ZC ZD ZE ZF ZG ZH ZJ ZL ZM ZN ZP ZR ZS ZT ZU ZV ZW ZX ZY

Popular Components